Specialty Analog ESD IO IP, UMC 0.18um LL process
UMC 0.18um LL Logic process 1.8V Analog ESD IO set Cell Library.
- UMC
- 180nm
- LL
ESD Protection Library IP cores provide the pad-level interface between silicon and the package or board environment in modern SoC and ASIC designs.
These IP cores support pad and protection structures that harden chip interfaces against electrostatic discharge events, helping designers create robust I/O implementations across digital, analog, and high-speed domains
This catalog allows you to compare ESD Protection Library IP cores from leading vendors based on signal integrity, robustness, integration fit, and process node compatibility.
Whether you are designing all chip I/O domains, industrial products, consumer devices, or automotive electronics, you can find the right ESD Protection Library IP for your application.
Specialty Analog ESD IO IP, UMC 0.18um LL process
UMC 0.18um LL Logic process 1.8V Analog ESD IO set Cell Library.
Specialty Analog ESD IO IP, UMC 90nm LL process
UMC 90nm LL/RVT Low-K process with 2.5V device Analog esd IO group.
Specialty Analog ESD IO IP, UMC 90nm LL process
UMC 90nm LL/RVT Low-K process 1.2V Analogesd set.
Specialty Analog ESD IO IP, UMC 90nm LL process
UMC 90nm 1.2V LL/RVT Low-K process Analog esd IO group.
Specialty Analog ESD IO IP, UMC 90nm SP process
UMC 90nm SP/RVT Logic process true 2.5V Analog ESD IO group cell.
Specialty Analog ESD IO IP, UMC 90nm SP process
UMC 90nm SP process 2.5V Analog ESD IO set ( using 2.5V gate oxide).
Specialty Analog ESD IO IP, UMC 90nm SP process
UMC 90nm SP/RVT Low-K process 1.0V AnalogESD set.
Specialty Analog ESD IO IP, UMC 90nm SP process
UMC 90nm SP/RVT Low-K process 1.0V Analog esd IO group.
Specialty Analog ESD IO IP, UMC 0.25um Logic process
UMC 0.25um Logic process 3.3V Analog ESD IO Set.
Specialty Analog ESD IO IP, UMC 0.18um G2 process
UMC 0.18um GII Logic process 3.3V Analog ESD IO Cell Library.
Specialty Analog ESD IO IP, UMC 0.18um G2 process
UMC 0.18um GII Logic process True 1.8V Analog ESD IO Cell Library
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 90nm LL process
UMC 90nm LL/RVT Low-K process with 2.5V device Analog esd IO group.
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 90nm SP process
UMC 90nm SP process 3.3V Analog ESD IO set ( using 3.3V gate oxide).
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process
UMC 0.18um LL Logic process 3.3V AnalogESD IO with POC (Pad On Circuit).
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process
UMC 0.18um LL Logic process 1.8V AnalogESD IO with POC (Pad On Circuit).
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
UMC 0.18um GII Logic process 3.3V AnalogESD IO with POC (Pad On Circuit).
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
UMC 0.18um GII Logic process 1.8V AnalogESD IO with POC (Pad On Circuit).
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um LL/FSG process
UMC 0.13um LL/FSG Logic process 3.3V AnalogESD IO with POC (Pad On Circuit).
Specialty Analog ESD IO IP, UMC 0.11um LL/FSG process
UMC 0.11um LL Logic process true 3.3V Analog ESD IO.
Specialty Analog ESD IO IP, UMC 0.11um HS/FSG process
UMC 0.11um SP Logic process true 3.3V Analog ESD IO.