Embedded Memories IP for GLOBALFOUNDRIES
Welcome to the ultimate Embedded Memories IP for GLOBALFOUNDRIES hub! Explore our vast directory of Embedded Memories IP for GLOBALFOUNDRIES
All offers in
Embedded Memories IP
for GLOBALFOUNDRIES
Filter
Compare
18
Embedded Memories IP
for GLOBALFOUNDRIES
from 7 vendors
(1
-
10)
-
Single Rail SRAM GLOBALFOUNDRIES 22FDX
- Ultra-low voltage logic designs using adaptive body biasing demand dense SRAM solutions which fully integrate in the ABB aware implementation and sign-off flow of the Racyics® ABX Platform solution.
- The Racyics® Single Rail SRAM supports ultra-low voltage operation down to 0.55 V where logic designs with Minimum-Energy-Point are implemented.
-
Dual-Rail SRAM Globalfoundries 22FDX
- Single port SRAM compiler based on P124 bitcell with Dual-supply-rail architecture
- Bitcell array supply voltage 0.8V and ULV core interface down to 0.4V enabled with Racyics' ABB
-
1KByte EEPROM IP with configuration 66p16w8bit
- Global Foundries Embedded EEPROM 0.13 um
- 1056 Byte of available memory 8(bit per word) x 16(words per page) x 66(pages) bit
- High density of memory cells
- Writing and erasing data by one high-voltage pulse
-
2048bits EEPROM with configuration 16p8w16bit
- GlobalFoundries Embedded EEPROM 0.13 um
- 2048bit of available memory 16(bit per word) × 8(words per page) × 16(pages) bit
-
1Kbyte EEPROM IP with configuration 64p8w16bit
- Global Foundries Embedded EEPROM 0.13 um
- 1Kbyte of available memory 16(bit per word) x 8(words per page) x 64(pages) bit
- High density of memory cells
- Writing and erasing data by one high-voltage pulse
-
36Kbyte EEPROM IP with configuration 288p32w32bit
- Global Foundries Embedded EEPROM 0.13 um
- 36Kbyte of available memory 32(bit per word) x 32(words per page) x 288(pages) bit
- High density of memory cells
- Writing and erasing data by one high-voltage pulse
-
3.6Kbit EEPROM IP with configuration 28p8w16bit
- Global Foundries Embedded EEPROM 0.13 um
- 3.6Kbit of available memory 16(bit per word) × 8(words per page) × 28(pages) bit
- High density of memory cells
- Writing and erasing data by one high-voltage pulse
-
Tuneable multi-port register file architecture - GF 12LP+
- Custom Register File Architecture
- Power savings >50%
- Wide operating voltage range
-
Tuneable multi-port register file architecture - TSMC 28HPC+
- Custom Register File Architecture
- Power savings >50%
- Wide operating voltage range
- Tuneable performance
- Single rail – interfaces directly to logic
- Supports multiple read/write ports
-