Tutorial: Floating-point arithmetic on FPGAs
This article explains the basics of floating-point arithmetic, how floating-point units (FPUs) work, and how to use FPGAs for easy, low-cost floating-point processing.
Vendor:
Xilinx, Inc.
Category:
FPU
Floating-Point Operator
The extended dynamic range and precision offered by floating-point arithmetic is quickly becoming a requirement in numerous signa…
Overview
The extended dynamic range and precision offered by floating-point arithmetic is quickly becoming a requirement in numerous signal processing algorithms that are being used in graphics, advanced wireless communications, instrumentation, industrial control, audio and medical imaging applications. This growing use of floating-point arithmetic places a requirement for area efficient and high performance solutions on hardware engineers of today.
The Xilinx Floating-Point Operator IP provides this solution, giving users the ability to rapidly and easily generate custom operators that can be targeted to any of the latest Xilinx FPGA and SoC Platforms. The IP provides all the necessary IEEE compliant, highly parameterizable floating-point arithmetic operators, allowing engineers to control the fraction and exponent word lengths, as well as the latency and implementation specifics for their algorithm.
The Xilinx Floating-Point Operator IP provides this solution, giving users the ability to rapidly and easily generate custom operators that can be targeted to any of the latest Xilinx FPGA and SoC Platforms. The IP provides all the necessary IEEE compliant, highly parameterizable floating-point arithmetic operators, allowing engineers to control the fraction and exponent word lengths, as well as the latency and implementation specifics for their algorithm.
Key features
- Supports multiply, add/subtract, accumulator, fused multiply-add, divide, square-root, comparison, reciprocal, reciprocal square-root, absolute value, natural logarithm, exponential, conversion to/from floating-point and fixed-point operations
- IEEE-754 standard compliant floating-point operator (with only minor documented deviations)
- Parameterized fraction and exponent wordlenghts for most operators
- Optimizations for speed and latency
- Fully synchronous design using a single clock
- Supports AXI4-stream interface A bit-accurate C-Model to enable system level simulation of floating point operations
Specifications
Identity
Part Number
Floating-Point Operator
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about FPU IP core
Can Your NPU Run DOOM? Chimera Can.
Is your NPU DOOMed? Quadric's Chimera GPNPU runs every AI model — and a complete DOOM engine. Find out why Quadric is different.
A formal-based approach for efficient RISC-V processor verification
In this article, we go through a formal-based, easy-to-deploy RISC-V processor verification application. We show how, together with a RISC-V ISA golden model and RISC-V compliance automatically generated checks, we can efficiently target bugs that would be out of reach for simulation.
Efficient Verification of RISC-V processors
Processor verification, however, is never trivial but requires combining the strengths of multiple verification techniques. This technical paper considers how to efficiently verify a RISC-V processor using a multi-layered approach known as the Swiss cheese model adapted from the world of avionics.
Formally Verifying Processor Security
JasperGold: the Next Generation
Frequently asked questions about FPU IP cores
What is Floating-Point Operator?
Floating-Point Operator is a FPU IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this FPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.