Vendor: Xilinx, Inc. Category: Channel Coding

Flash Memory LDPC Error Correction

The Xilinx® LogiCORE™ IP Flash Memory low-density parity-check (LDPC) Error Correction core is a major component for improving fl…

Contact Provider Request Datasheet

Overview

The Xilinx® LogiCORE™ IP Flash Memory low-density parity-check (LDPC) Error Correction core is a major component for improving flash reliability.  It implements the encoding and decoding functions for cloud and data center storage applications. The core utilizes advanced code construction methodology and proprietary optimization technique to achieve best code performance and low error floor.  It is also designed with high resource efficiency and low latency and can be targeted to Virtex®-7, Kintex®-7, Virtex UltraScale™, and Kintex UltraScale devices

Key features

  • Best-in-class code performance near Shannon limit
  • Achieved low error floor under 1e-15 with proprietary optimization method
  • Support for code rate change on-the fly
  • Support for both hard decision and soft decision decoding
  • High throughput and low latency performance
  • FPGA optimized for minimal area and power
  • Provides decoder status and statistics interfaces

Specifications

Identity

Part Number
EF-DI-FLASH-LDPC-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Flash Memory LDPC Error Correction?

Flash Memory LDPC Error Correction is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP