Error Correction IP
As serial link speeds have increased, the reach achievable has become more and more limited by the lossy nature of the physical m…
Overview
As serial link speeds have increased, the reach achievable has become more and more limited by the lossy nature of the physical media which introduces the need for forward error correction (FEC) methods in the data-recovery functionality of Ethernet port logic. Starting at 10G line rates, Firecode was introduced into the 802.3 Ethernet Standard. The 802.3bj IEEE draft approved in June of 2014 introduced the Reed Solomon FEC algorithm for higher speed backplane and copper links.
CoMira provides a complete family of FEC cores for use in Ethernet (100G/50G/40G/25G/10G) and other applications. These cores may be purchased standalone, or as a configurable option of the CoMira UMAC IP. CoMira FEC IP is designed using a similar architecture employed in the UMAC to facilitate seamless integration of the former into the latter.
Block Diagram
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Channel Coding IP core
Altera purchases optical network IP vendor Avalon Microelectronics
FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
Satellite modems structure Internet access
Audio Transport in DisplayPort VIP
Extending the SoC Architecture of 3G terminal to Multimedia Applications
Frequently asked questions about Channel Coding IP cores
What is Error Correction IP?
Error Correction IP is a Channel Coding IP core from CoMira Solutions Inc. listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.