eUSB2 Repeater
The eUSB2 Repeater converts between eUSB2 and USB 2.0 signaling levels.
Overview
The eUSB2 Repeater converts between eUSB2 and USB 2.0 signaling levels. This enables an SoC design with eUSB2 PHY to connect to legacy USB 2.0 products. The eUSB2 Repeater is designed for mature process nodes. The eUSB2 Repeater IP can be integrated in PMIC, Audio, Wi-Fi, combo Radio chips or implemented as a standalone (multi-port) repeater chip.
With over 3,000 design wins and over 4 billion silicon-proven units shipped, the vendor's USB IP solution, consisting of digital controllers, PHYs, IP subsystems, and verification IP, enables designers to lower integration risk and speed time-to-market.
Key features
- Designed for mature process nodes, such as 28nm
- Supports the USB 2.0 protocol and High Speed, Full Speed, and Low Speed data rates
- eUSB2 Repeater converts between eUSB2 and USB 2.0 signaling levels
- eUSB2 Repeater enables an SoC design with eUSB2 PHY IP to connect to legacy USB 2.0 products
Block Diagram
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about USB IP core
High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
AI-Accelerated: Synaptics' ARC HS58x3 Migration with Synopsys QIK and DSO.ai 'Warm Start'
With USB4 v2, Faster Speeds Is the Name of the Game
NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
Frequently asked questions about USB IP cores
What is eUSB2 Repeater?
eUSB2 Repeater is a USB IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.