AMD Receives All Necessary Approvals for Proposed Acquisition of Xilinx
AMD (NASDAQ: AMD) today announced that it has received approval from all necessary authorities to proceed with the acquisition of Xilinx, Inc. (NASDAQ: XLNX).
Vendor:
Xilinx, Inc.
Category:
Channel Coding
Error Correction Checking (ECC) Core
The Xilinx LogiCORE™ IP ECC core is ideal for robust data transmission with error correction and checking capabilities.
Overview
The Xilinx LogiCORE™ IP ECC core is ideal for robust data transmission with error correction and checking capabilities. The adaptable core supports Hamming and Hsiao algorithms for Single Error Correction and Double Error Detection (SEC-DED) error correction codes (ECC). The ECC core supports data widths between 4 and 128 bits and can be used with internal and external memories and with high speed Multi Gigabit transceivers.
Key features
- Supports Single Bit Error correction and double bit error detection functions
- Supports hamming algorithm for 4 to 64 data widths
- Supports Hsiao algorithm for 4 to 128 data widths
- Supports encode only, decode only and encode/decode modes
- Supports clock enable and synchronous active high reset
- Provides option to add input/output registering stages
- Provides optional internal pipelining stage for high frequency operations
- Supports dynamically enabling or disabling error correction function
- Provides Single Bit Error corrected and two bit error detected status outputs
Specifications
Identity
Part Number
Error Correction Checking (ECC) Core
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
AMD Acquisition of Xilinx Heats Up Competition with Intel
AMD’s acquisition of Xilinx in an all-stock transaction valued at $35 billion promises to raise the stakes in the second-ranked CPU maker’s competition with Intel.
AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
AMD (NASDAQ: AMD) and Xilinx, Inc. (NASDAQ: XLNX) today released the following statement related to the status of global regulatory approvals for AMD’s proposed acquisition of Xilinx.
Xilinx Launches Alveo U55C, Its Most Powerful Accelerator Card Ever, Purpose-Built for HPC and Big Data Workloads
Xilinx, the leader in adaptive computing, today at the SC21 supercomputing conference introduced the Alveo™ U55C data center accelerator card and a new standards-based, API-driven clustering solution for deploying FPGAs at massive scale.
Xilinx and Leading Broadcast and AV System and IP Integrators Deliver Complete, Production-Ready Multimedia Streaming End-Point Solutions
Xilinx today announced it is working with its IP and system integrator ecosystem to provide the industry’s first and only production-ready multimedia streaming endpoint solutions for broadcast and professional audio/video (AV) applications.
Resilience in Space: Designing Radiation-Tolerant Systems
Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.
Frequently asked questions about Channel Coding IP cores
What is Error Correction Checking (ECC) Core?
Error Correction Checking (ECC) Core is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.