Vendor: Chip Interfaces ApS Category: CPRI

eCPRI

Size optimized, silicon agnostic IP core suitable for line rates upto 25G eCPRI core is a scalable and silicon agnostic implement…

Contact Provider Request Datasheet

Overview

Size optimized, silicon agnostic IP core suitable for line rates upto 25G

eCPRI core is a highly scalable and silicon agnostic implementation of the eCPRI standard targeting any ASIC or FPGA technologies. The eCPRI implementation builds on Chip Interfaces long-time experience designing CPRI and Radio-Over-Ethernet solutions for fronthaul and delivers a flexible engine that is prepared for tight integration with software applications.

The IP is designed to meet or exceed the requirements of radio systems, base band systems, fronthaul switches or advanced test systems. The speed optimized core can handle any solutions reaching from the “small footprint” to the most complex applications running 25 Gbps. The IP can dynamically be configured to handle wireless multi- mode radio systems enabling high-performance throughputs required by 4G and 5G wireless solutions.

Key features

  • Delivering Performance
    • Supporting small to large system configurations
    • Support for frequency-domain IQ transport
    • Support for various functional split between RU and BBU
    • Supports 10G/25G Ethernet MAC ports
    • Agnostically supports multiple synchronization schemes
    • Wide flexibility for configuring
  • Easy to use
    • Testbench with typical system configuration and examples
    • Easy integration
  • Silicon Agnostic
    • Targeting both ASICs and FPGAs

Block Diagram

eCPRI block diagram

Benefits

  • Test Environment: CPRI 7.0 IP is tested against a VIP model in UVM regression for full functional coverage
  • Silicon Agnostic: Optimized for ASIC but can be synthesized for most FPGAs
  • Interoperability Tested: Multiple field deployments and tested against CPRI references
  • Radio Expertise: IP with rich feature set designed by pioneers in radio solutions
  • Active Support: All support is actively provided by engineers directly

What’s Included?

  • The IP Core can be delivered in Source code or Encrypted format.
  • The following deliverables will be provided with the IP Core license:
    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case, Test Script.
    • Access to support system and direct support from Comcores Engineers.

Specifications

Identity

Part Number
eCPRI
Vendor
Chip Interfaces ApS
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Chip Interfaces ApS
HQ: Denmark
Contact Chip Interfaces ApS

Learn more about CPRI IP core

Why What Where DIFI and the new version 1.3

This article will introduce the main concepts of the Digital Intermediate Frequency Interoperability (DIFI) standard including the new features introduced in version 1.3.  With no assumptions of prior knowledge from the reader this should serve as an introduction to the standard but also for those familiar with DIFI raise awareness of the added features of link establishment in new standard version.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

O-RAN Fronthaul Security using MACsec

With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist in meeting these challenges.

Seize the Ethernet TSN Opportunity

The following sections will take a look at the major Ethernet performance issues and how the extensions address those shortcomings. This will be followed by an overview of the applications of TSN for 5G, industrial automation, automotive invehicle communications and avionics. The paper will conclude with a description of Ethernet TSN solutions offered by Comcores.

Part 2: Opening the 5G Radio Interface

Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.

Frequently asked questions about CPRI IP cores

What is eCPRI?

eCPRI is a CPRI IP core from Chip Interfaces ApS listed on Semi IP Hub.

How should engineers evaluate this CPRI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPRI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP