Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Xilinx, Inc.
Category:
Filters Transforms
Discrete Fourier Transform (DFT)
The Discrete Fourier Transform (DFT) core is a fundamental building block for implementing the SC-FDMA uplink transmission scheme…
Overview
The Discrete Fourier Transform (DFT) core is a fundamental building block for implementing the SC-FDMA uplink transmission scheme selected for 3rd Generation Partnership Project (3GPP) Long Term Evolution (LTE) wireless systems. The DFT core is designed to meet the transform point size requirements for 3GPP LTE systems. The DFT core provides highly optimized implementation along with system level fixed point C-models, and further reduces implementation time for 3GPP LTE systems.
Key features
- A fixed point bit-accurate C-Model to enable system level analysis of Xilinx DFT core.
- Transform sizes from 12 to 1200 points with the option to change size frame by frame.
- Less than 26 us total latency when transforming 1200 points at 245.76 MHz (using any combination of sizes)
- Up to 18-bit two’s complement input data width, up to 18-bit two’s complement output data width with 4-bit block exponent.
- Direct and inverse DFT supported on frame-by frame basis.
- Addition of 1296 point size as required by the 3GPP LTE specification
- Optional support of 1536 point size required for 15 MHz bandwidth 3GPP LTE systems
- Option to tradeoff between area resources or speed performance
Specifications
Identity
Part Number
Discrete Fourier Transform (DFT)
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Discrete Fourier Transform (DFT)?
Discrete Fourier Transform (DFT) is a Filters Transforms IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.