Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Faststream Technologies
Category:
Filters Transforms
Digital Predistortion (DPD) IP Core
The next fifth-generation (5G) wireless networks promise connection speeds and data rates that are 100 times faster than current …
Overview
The next fifth-generation (5G) wireless networks promise connection speeds and data rates that are 100 times faster than current networks, as well as much enhanced signal and connection quality. As wireless communication systems evolve, the necessity for linearity in Power Amplifiers becomes more difficult. The use of Radio Frequency (RF) power amplifiers with wideband signals, such as WCDMA utilized in UMTS, results in the development of out-of-band emissions known as “Spectral regrowth.” This work employs the Digital Predistortion approach to increase PA efficiency and linearity.
Key features
- Two transmitters consume less than 100 mW of power, which is one-tenth that of comparable FPGA-based systems
- Allows for the use of a high-efficiency power amplifier (PA) to minimize system power consumption
- Complete development toolbox for reducing time to market
- A collection of tried-and-true power amplifiers from well-known brands
- Detailed user instructions, a full application program interface (API), and control graphical user interfaces (GUIs)
Block Diagram
FST-DPD block diagram
Benefits
- Significantly improves transmitter power efficiency by enabling standards and regulatory compliance when using modern high-efficiency RF PA designs.
Specifications
Identity
Part Number
FST-DPD
Vendor
Faststream Technologies
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Digital Predistortion (DPD) IP Core?
Digital Predistortion (DPD) IP Core is a Filters Transforms IP core from Faststream Technologies listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.