Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
EnSilica
Category:
Filters Transforms
Digital IIR filter with APB interface
A range of 5th to 11th order digital IIR filters for conditioning and optionally decimating data from an external source and to D…
Overview
A range of 5th to 11th order digital IIR filters for conditioning and optionally decimating data from an external source and to DMA the output into processor memory.
The filter is available as an APB peripheral for easy configuration and control.
The filter is available as an APB peripheral for easy configuration and control.
Key features
- Elliptic IIR filter response
- Fully pipelined single cycle operation
- Multiplierless 5th and 10th order designs
- 3 multipliers for 7th order filter
- 5 multipliers for 11th order filter
- Very low resource requirements compared to FIR filters
- Near linear phase passband
- Optional decimate by 2
- AMBA APB control register interface
- DMA data interface
Block Diagram
eSi-IIR block diagram
Benefits
- Very low resource requirements
- State space design for controlled word length growth
- Within +/-1 LSB of floating point reference model
- Very small compared to equivalent stopband rejection in an FIR filter
What’s Included?
- RTL source code
- Testbench with various stimulus generation
- Synthesis scripts
- MATLAB model
Specifications
Identity
Part Number
eSi-IIR
Vendor
EnSilica
Type
Silicon IP
Provider
HQ:
UK
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Digital IIR filter with APB interface?
Digital IIR filter with APB interface is a Filters Transforms IP core from EnSilica listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.