Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Image Conversion

DeWarp IP

High Performance DeWarp Processing

Overview

High Performance DeWarp Processing

VeriSilicon's Vivante DeWarp Processor provides high-performance DeWarp processing for the correction of the distortion that is introduced in images produced by fisheye and wide-angle lenses. It is implemented with a line/tile-cache based architecture. With configurable address mapping look up tables and per tile processing, it can successfully generate corrected output images.

This DeWarp IP is designed for easy integration into SoCs, providing high performance, high quality, low power consumption, and the smaller silicon footprint for its class. Its core is delivered as synthesizable RTL. DeWarp IP is technology independent, which can be synthesized using a variety of libraries. Dynamic power consumption is minimized by extensive use of multi-level hierarchical clock gating.

Dewarp Product Line and Market Segment   

  MCU/MPU
Watch/AI Glasses/XR
Low Power Device
IPC/Surveillance
3D Camera
Tablet/AI-PAD
Automotive/FuSa
(Functional safety IP)
DW100  
DW200  
DW400  
DW200-FS V4.1.2    

Key features

DeWarp Engine Features

  • Fisheye correction
  • Wide Field of View (FOV) correction
  • Keystone correction
  • Scaling up from 1x to 4x, apply in DeWarp images
  • Fisheye 180° /360° view
  • 4PTZ view
  • Mirror, Flip
  • Stream interface output

Video Scaling Engine Features

  • Scale Engine, arbitrary scale ratio
  • Pyramid Engine, configurable scale instances
  • Stream interface input and output
  • DMA read from memory

Option add-on Features

  • 10bit processing
  • Grey Image support

Specifications

Identity

Part Number
Vivante DeWarp IP
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Image Conversion IP core

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems

Traditional IC design options that embedded system designers have had to choose from include fixed hardware devices such as standalone microprocessors, microcontrollers and ASSPs or configurable hardware devices such as FPGAs and cell-based ASICs. In this paper we present a new design option called Nextreme Structured ASICs which provide embedded system designers with a compelling alternative to custom embedded system design.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Viewpoint: Opportunity to win on different design fronts

Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.

Frequently asked questions about image conversion IP cores

What is DeWarp IP?

DeWarp IP is a Image Conversion IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP