DES Encryption and Decryption Processor
The IP-ALDES core is the VHDL model of the processor, that performs DES encryption and decryption.
Overview
The IP-ALDES core is the VHDL model of the processor, that performs DES encryption and decryption. The model is fully compliant with FIPS46-2.
Key features
- Fully compliant 56-Bit key DES implementation
- Single DES operation
- Encryption and decryption are performed in 16 clock cycles
- Suitable for ECB, CBC, CFB and OFB implementations
- Suitable for Triple-DES implementation
- No dead clock cycles
- Simple interface and timing
- Fully synchronous design
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Symmetric Crypto IP core
Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs
Riviera-PRO Supports OpenCPI for Heterogeneous Embedded Computing of Mission-Critical Applications
Advancing VHDL's Verification Capabilities with VHDL-2019 Protected Types
Industry's First use of TLM for the At-Speed Verification of a PCIe-Based Avionics Design Requiring DO-254 Compliance
Aldec Launches HES-DVM Proto "Cloud Edition" - Giving Engineers Easier Access to FPGA-based ASIC & SoC Prototyping
Frequently asked questions about Symmetric Cryptography IP cores
What is DES Encryption and Decryption Processor?
DES Encryption and Decryption Processor is a Symmetric Crypto IP core from Aldec, Inc. listed on Semi IP Hub.
How should engineers evaluate this Symmetric Crypto?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.