Real time clock with APB interface

Key Features

  • Speed: 66MHz APB Clock Rate Support
  • Power consumption: 1.2mW power for normal case at 50MHz
  • Area: 1.5K for 0.25um Faraday cell library
  • When the system enters sleeping mode, PCLK can be gated to save power consumption.
  • Separated second, minute, hour and day counters to reduce power consumption and software complexity.
  • Programmable auto every second, minute or hour alarm

Technical Specifications

×
Semiconductor IP