DLL (All Digital) IP, Input: 200MHz - 533MHz, Output: 200MHz - 533MHz, UMC 65nm LP process
Overview
Input 200M-533MHz, output 200M-533MHz, all digital DLL with two-channel DQS delay range, UMC 65nm LP/RVT Low-K Logic process.
Technical Specifications
Short description
DLL (All Digital) IP, Input: 200MHz - 533MHz, Output: 200MHz - 533MHz, UMC 65nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 65nm LP
UMC
Pre-Silicon:
65nm
LP
Related IPs
- DDR DLL IP, Input: 400MHz - 533MHz, Output: 200MHz - 266MHz (13.5% - 36.6% Delay), UMC 0.13um HS/FSG process
- UMC L65SP 65nm DDR DLL - 200MHz-1000MHz
- Single Port SRAM Compiler IP, UMC 65nm SP process
- This IP for DDR4, Input 200MHz - 800MHz, output clock_1X 200MHz - 800MHz, output clock_2X 400MHz - 1600MHz, output,frequency synthesizable PLL; UMC 40nm LP Logic Process
- UMC L80GOD 80nm DDR DLL - 200MHz-1000MHz
- UMC L55SP 55nm DDR DLL - 200MHz-1000MHz