Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Faststream Technologies
Category:
Filters Transforms
Crest Factor Reduction IP Core
Crest Factor Reduction (CFR) is a technique for lowering a waveform’s power ratio from higher to average.
Overview
Crest Factor Reduction (CFR) is a technique for lowering a waveform’s power ratio from higher to average. It is used in wireless communications and other applications to restrict the dynamic range of signals being sent. The peak to average Rate of multi-user and multi-carrier signals is frequently high. CFR is frequently connected with Digital Pre-Distortion (DPD) in modern transmit chains, which functions as Linearized Power Amplifiers, allowing for optimal efficiency.
Key features
- simulation models in Structural Verilog and MATLAB and suggest CFR Coefficients developed by MATLAB Functions. System Verilog is the hardware description language used for both design and verification, together with the MATLAB model, which is used for both exploring design options and verifying the design against simulation results.
Block Diagram
FST-CFR-IP block diagram
Benefits
- System-configurable for use with single-channel, multi-channel, and mixed-mode transmission systems.
- Compatible with digital pre-distortion (DPD) and envelope tracking technologies (ET).
- The target resource footprint is small.
- Clock-to-sample ratios of 1, 2, 3, 4, and 8 are configurable.
- Power and frequency dynamics are supported.
- Support for one, two, four, eight, and sixteen antennas.
- Provides considerable PAPR reduction from a single iteration structure, reducing additional delay.
Specifications
Identity
Part Number
FST-CFR-IP
Vendor
Faststream Technologies
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Crest Factor Reduction IP Core?
Crest Factor Reduction IP Core is a Filters Transforms IP core from Faststream Technologies listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.