Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Systems4Silicon
Category:
Filters Transforms
Crest Factor Reduction
FlexCFR is a communications standard agnostic, crest factor reduction solution.
Overview
FlexCFR is a communications standard agnostic, crest factor reduction solution. It is customisable and independent of the target device vendor hence it can be built for any FPGA/SoC or ASIC platform.
Key features
- Reduces amplifier costs by enabling the use of power transistors with lower peak-power handling.
- Improves amplifier efficiency by increasing the average transmit power relative to the bias power.
- Single or multi-carrier operation, which is dynamically configurable.
- Output signal Peak to Average Power Ratio (PAPR) can be traded against spectral emissions and in-channel performance (e.g. EVM).
- Adaptable for any communications standard via real-time controls.
- Low target resource footprint.
- Compatible with technologies such as Digital Predistortion (DPD) and envelope tracking.
- 100% deterministic behaviour, which facilitates off-line system modelling for performance prediction and optimisation.
Block Diagram
FlexCFR block diagram
Benefits
- Vendor Independent: compiled for your preferred FPGA or silicon vendor.
- Adaptable: can be dynamically re-programmed for operation with any communications standard including multi-carrier composite signals.
- Affordable: licensing terms to suit your business and roadmap.
- Supported: your success with FlexCFR is our core business.
Specifications
Identity
Part Number
FlexCFR
Vendor
Systems4Silicon
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
UK
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Crest Factor Reduction?
Crest Factor Reduction is a Filters Transforms IP core from Systems4Silicon listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.