CMOP charge pump
Charge pump (CP) is a switched current sources controlled by phase-frequency detector which injects or removes some charge to inc…
Overview
Charge pump (CP) is a switched current sources controlled by phase-frequency detector which injects or removes some charge to increase or decrease VCO control voltage depended on phase difference between reference frequency and divided VCO frequency.
The block is fabricated on AMS BiCMOS 0.35 um technology.
Key features
- AMS BiCMOS 0.35 um
- Adjustable output current
- Differential current switches mode
- Single-ended mode with reduced current consumption
- Input frequency up to 100 MHz
- Portable to other technologies (upon request)
Block Diagram
Applications
- Phase-locked loop synthesizer
What’s Included?
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about DC/DC Converter IP core
How to simplify switch-mode DC-DC converter design
Ruggedizing Buck Converters For Space And Other High Radiation Environments
Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
Breaking new energy efficiency records with advanced power management platform
Guide to Choosing the Best LDO for Your Application
Frequently asked questions about DC-DC Converter IP cores
What is CMOP charge pump?
CMOP charge pump is a DC/DC Converter IP core from NTLab listed on Semi IP Hub.
How should engineers evaluate this DC/DC Converter?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DC/DC Converter IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.