Vendor: Mantaro Networks Inc. Category: Channel Coding

Clause 74 FEC

The Forward Error Correction (FEC) IP core is designed to comply with the Clause 74 (FEC sublayer for 10GBASE-R, 40GBASE-R, and 1…

Contact Provider Request Datasheet

Overview

The Forward Error Correction (FEC) IP core is designed to comply with the Clause 74 (FEC sublayer for 10GBASE-R, 40GBASE-R, and 100GBASE-R PHYs) of the IEEE 802.3-2008/IEEE 802.3ba-2010 specifications. As shown in the figure, cyclic code (2112, 2080) FEC block lies between PCS and PMA sublayers and provides coding gain to increase the link budget and BER performance.

Key features

  • Implements an FEC IP core compliant with the clause 74 of the IEEE 802.3-2008 and IEEE 802.3ba-2010 specifications.
  • Implements a 66-bit streaming interface
  • Implements a 66b/65b sync bits compression and decompression in FEC transmit and receive paths respectively.
  • Implements a (2112, 2080) shortened fire (cyclic) code encoder and decoder based on 802.3ba specified polynomial x32 + x23 + x21 + x11 + x2 + 1. The 2112 bits are in the format of 32 66-bit words.
  • Implements the pseudo noise generator for scrambling the generated codeword based on the polynomial x58 + x39 + 1. The reverse is done in the FEC RX path.
  • The decoder also has an extra bit slip block to make sure the FEC decoder gets the aligned frame. Until the alignment is reached, the bit slip block continues to receive “uncorrectable signal” from the decoder. Once correct frame is determined for 4 consecutive frames, the bit slip locks the bit slip position and the decoder asserts the sync bit high.
  • Streaming design allows easy integration in PCS layers.
  • Only the decoder requires memory for error correction.
  • Implements cyclic error correcting code (2112, 2080) compliant with IEEE 802.3ba Specifications.
  • Decoder can correct singe burst error of up to 11 bits with 53 40-bit words or 32 66-bit words or 2112 bits.
  • Implements block synchronization and pseudorandom noise scrambling as described in 802.3ba specifications.
  • Encoder and pseudo random noise generator is test with test cases provided in 802.3ba specification.
  • Error correction capability and block synchronization is tested on hardware with 40G PCS and MAC with more than 1,000 random scenarios.
  • Supports streaming interface.

Specifications

Identity

Part Number
HTK-CLAUSE74-FEC
Vendor
Mantaro Networks Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Mantaro Networks Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Clause 74 FEC?

Clause 74 FEC is a Channel Coding IP core from Mantaro Networks Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP