Vendor: Frontgrade Gaisler Category: Channel Coding

CCSDS ECSS

The CCSDS/ECSS Spacecraft Data Handling IP cores represent a collection of cores that have been developed specifically for the sp…

Overview

The CCSDS/ECSS Spacecraft Data Handling IP cores represent a collection of cores that have been developed specifically for the space sector. These IP cores implement functions commonly used in spacecraft data handling and management systems. Supporting Software Libraries and EGSE equipment are available.

The cores implement international standards from organizations such as Consultative Committee for Space Data Systems (CCSDS), European Cooperation on Space Standardization (ECSS), and the former Procedures, Standards and Specifications (PSS) from the European Space Agency (ESA). Documentation of the spacecraft data handling IP cores can be found in the GRLIB IP Core User's Manual.

The spacecraft data handling IP cores cover the following functions:

  • CCSDS/ECSS Telemetry Encoder
  • CCSDS/ECSS Telemetry Encoder - Descriptor
  • CCSDS/ECSS Telemetry Encoder - Virtual Channel Generation
  • CCSDS/ECSS Telemetry Encoder - Virtual Channel Generation Input - AMBA
  • CCSDS/ECSS Telemetry Encoder - Virtual Channel Generation Input - Packet Wire
  • CCSDS/ECSS Telemetry Encoder - CLCW Receiver
  • CCSDS/ECSS Telemetry Encoder - CLCW Multiplexer
  • CCSDS/ECSS Telemetry Encoder - Geffe Generator
  • CCSDS/ECSS Telemetry Receiver
  • CCSDS/ECSS Convolutional Encoder and Quicklook Decoder
  • CCSDS/ECSS Telecommand Decoder
  • CCSDS/ECSS Telecommand Decoder - Hardware Commands
  • CCSDS/ECSS Telecommand Decoder - UART
  • CCSDS/ECSS Telecommand Decoder - CLCW Transmitter
  • CCSDS/ECSS Telecommand Decoder - COP-1
  • CCSDS/ECSS Telecommand Transmitter
  • CCSDS Time Manager - with datation and pulse generation
  • CCSDS 121/123 Lossless Data Compression
  • SpaceWire - CCSDS Unsegmented Code Transfer Protocol
  • PacketWire Interface - acts as a master on the AMBA AHB bus providing remote control
  • PacketWire Receiver - acts as master with DMA on AMBA AHB bus
  • PacketWire Transmitter - acts as master with DMA on AMBA AHB bus
  • PacketWire Receiver Interface - acts as a slave on the AMBA APB bus
  • PacketWire Transmitter Interface - acts as a slave on the AMBA APB bus
  • Packet Parallel Interface - acts as a slave on the AMBA AHB bus
  • General Purpose Input Output - with pulse generation
  • General Purpose Timer Unit- with external clock input, event outputs, and datation latch
  • Reconfiguration Module
  • Version and Revision information register

Lossless Data Compression

The SHyLoC CCSDS121 and CCSDS123 IP cores implements the CCSDS 121.0-B-2 and 123.0-B-1 standards for lossless data compression, respectively. The cores are available as stand-alone cores and are also delivered with an AMBA wrapper with a register interface and a DMA engine.

Block Diagram

Specifications

Identity

Part Number
CCSDS ECSS
Vendor
Frontgrade Gaisler
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is CCSDS ECSS?

CCSDS ECSS is a Channel Coding IP core from Frontgrade Gaisler listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP