Overview
The CCSDS-122-E encoder core from Alma Technologies is a complete and self-contained implementation of the CCSDS122.0-B-1 image data compression standard. The encoder accepts the uncompressed image data in standard raster scan pixel order and outputs standalone and fully compliant CCSDS 122.0-B-1 byte-stream format. The CCSDS-122-E is designed for enabling high-rate data compression, with low resource usage, in both FPGA and ASIC implementations, while also not needing an external memory device for its operation.
The CCSDS 122.0-B-1 standard fits the compression requirement for a wide range of spaceborne two-dimensional spatial image data. In these applications the requirement is for a scalable data reduction, with the option to use lossless or lossy compression, using a memory-efficient and reduced complexity algorithm that results in a fast, low-power and compact hardware implementation. The Alma Technologies CCSDS-122-E encoder implementation realizes all these expected benefits and supports both lossless and lossy compression with a pixel dynamic range of up to 16 bits.
The CCSDS 122.0-B-1 standard was developed to balance between compression performance and complexity. Similar to JPEG 2000, it utilizes a two-dimensional Discrete Wavelet Transform (DWT) for image data decorrelation. CCSDS 122.0-B-1 uses a 9/7 integer DWT for the lossless compression, while a 9/7 float DWT is also specified for improved lossy compression efficiency, especially at low bit-rates. Both DWT options are available by the CCSDS-122-E core. For complete control by the application of the lossy compression ratio, the CCSDS-122-E includes also the optional rate control functionality that is provisioned by the standard. Compared to JPEG 2000, CCSDS 122.0-B-1 achieves similar lossless and lossy compression efficiency.
The CCSDS-122-E is designed with simple, fully controllable and FIFO-like, streaming input and output interfaces. The CCSDS-122-E is a complete and autonomous encoder, not needing any host system CPU or GPU support for its operation. Being carefully designed and rigorously verified, the CCSDS-122-E is a reliable and easy-to-use and integrate IP.
Learn more about Image Conversion IP core
Alma Technologies S.A. today announced its new UHT-SCALER IP core, a standalone and high-performance image scaler, designed for enabling ultra-high frame rate SD, HD or Ultra HD (4K/8K and beyond) image resizing, even in low-end ASIC or FPGA silicon.
Alma Technologies S.A. today announced its new UHT-JPEGLS-E scalable encoder IP core that enables numerically lossless encoding of ultra-high frame rate SD/HD, and Ultra HD video (4K/8K and beyond), even in highly cost-effective FPGA and ASIC technologies.
Alma Technologies S.A. today announced its new UHT-DSC-E and UHT-DSC-D DSC 1.2b encoder and decoder IP cores that enable the transport of high-definition content with up to 10K resolution, 120Hz refresh rate, high dynamic range and high color depth through existing interfaces, such as VESA DisplayPort, MIPI DSI and HDMI 2.1.
This new scalable UHT JPEG 2000 encoder IP core provides the extreme performance needed by modern video compression applications that have to cope with massive pixel rates and resolutions.
An online tool for back-to-back comparison of the image compression standards implemented by our IP cores is now available on our website. The Bit Accurate Models of the respective image compression cores are used to encode / decode a user supplied test image, in order to evaluate and compare their actual performance.
Alma Technologies S.A., a company that designs, markets, sells and supports innovative semiconductor IP since 2001, today introduced at the Toulouse Space Show 2016 a new encoder IP core which implements the CCSDS 122.0-B-1 lossless and lossy image data compression standard.
