Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Xilinx, Inc.
Category:
Filters Transforms
Cascaded Integrator Comb (CIC) Compiler
The Cascaded Integrator Comb (CIC) Filter, or Hogenauerfilter, is a multiplier less filter architecture that is extremely importa…
Overview
The Cascaded Integrator Comb (CIC) Filter, or Hogenauerfilter, is a multiplier less filter architecture that is extremely important for implementing area efficient high sample rate changes in Digital Down Converters (DDC) and Digital Up Converters (DUC). Although its algorithm is quite easily understood, hardware engineers are looking to avoid the time consumed by implementing and maintaining their own IP, while also looking to be able to make quick, informed and resource efficient implementation decisions.
The CIC Compiler reduces filter implementation time to the push of a button, while also providing users with the ability to make trade-offs between differing hardware implementations of their CIC Filter specification. These easily made trade-offs give users the ability to select the most resource and power efficient solutions for their specific applications.
The CIC Compiler reduces filter implementation time to the push of a button, while also providing users with the ability to make trade-offs between differing hardware implementations of their CIC Filter specification. These easily made trade-offs give users the ability to select the most resource and power efficient solutions for their specific applications.
Key features
- AXI4-Stream-compliant interfaces
- Decimation or interpolation
- Fixed or programmable rate change from 4 to 8192
- Three to six CIC stages
- One or two differential delays
- Support of signed, twos complement input data from 2 bits to 32 bits
- Full or limited precision output data
- Single or multichannel support for up to 16 channels
- Hardware folding for small footprint implementations
- Optional mapping to DSP48E1 Slices
- Synchronous clear input
- Clock enable input
- Use with Xilinx Vivado® IP Catalog and Xilinx System Generator for DSP
Specifications
Identity
Part Number
Cascaded Integrator Comb (CIC) Compiler
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Cascaded Integrator Comb (CIC) Compiler?
Cascaded Integrator Comb (CIC) Compiler is a Filters Transforms IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.