Vendor: SmartDV Category: CAN / CAN-FD / CAN-XL

CAN XL Verification IP

CAN XL Verification IP is an solution in the market for the verification of CiA 610-1 and CiA 611-1 implementations.

Verification IP View all specifications

Overview

CAN XL Verification IP is an advanced solution in the market for the verification of CiA 610-1 and CiA 611-1 implementations. It is adherent with CiA 610-1 & CiA 611-1 Verification IP (plus addendum specification) and it supports all frame types such as CAN XL, Overload and Error frames. The CAN XL Verification IP monitor acts as powerful protocol-checker, fully compliant with CiA 610-1 & CiA 611-1 specification.

CAN XL Verification IP includes an extensive test suite covering most of the possible scenarios and CAN XL conformance norms. It can perform all protocol tests as testbench Bosch and moreover it allows an easy generation of very high number of patterns and a set of specified patterns to stress the DUT.

CAN XL Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CAN XL Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Adherent to CiA 610-1 & CiA 611-1 specifications and its Conformance test plans
  • Supports CAN XL with flexible data rate.
  • Full CAN TX/RX functionality.
  • Supports Full Duplex of operations.
  • Supports test cases as per standard
    • CiA 610-2 Conformance test plan for CiA 610-1
    • CiA 611-2 Conformance test plan for CiA 611-1
  • Supports all types of frames.
    • CAN XL frame
    • Error frames
    • Overload frames
  • Supports all types of error insertion and detection.
    • Bit error
    • Stuff error
    • CRC error
    • Form error
    • ACK error
    • PCRC error
  • Supports SDU types as per 611_1v00000701.pdf specification.
  • Supports transceiver mode interface.
  • The transceiver mode switching is initiated and maintained through the PWM encoding function.
  • Tracks TEC/REC error counter and fault states.
  • Supports Glitch insertion and detection.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints Randomization.
  • Status counters for various events on bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • Re-transmission of corrupted messages.
  • CAN XL Verification IP comes with complete test suite to test every feature of specification and conformance test plan.
  • Functional coverage for complete CAN XL features.

Block Diagram

Benefits

  • Faster testbench development and more complete verification of CAN XL designs.
  • Easy to use command interface simplifies testbench control and configuration of Tx and Rx.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the CAN XL testcases as per conformance test plan.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
CAN XL VIP
Vendor
SmartDV
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: India

Learn more about CAN / CAN-FD / CAN-XL IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

The Future Of Chip Design

The future of chip design in a few short years could look entirely different as the semiconductor industry witnesses an advancing trend toward free and flexible, community-supported hardware designs for the long tail of new applications based on custom semiconductor devices

RISC-V's CPU Verification Challenge

RISC-V is new and does not have the benefit yet of years of field-proven experience. This means that a carefully chosen and executed CPU verification strategy is essential. It also means that the availability of a “golden reference model” is a critical component that must be secured.

The Thriving Silicon IP Business

It wasn’t all that long ago when becoming a third-party silicon intellectual property (IP) provider was all the rage in the electronic system design (ESD) community. Engineers with a laptop could sit in their home office or garage, design a functional block of IP, and voila, they were in the IP business.

Frequently asked questions about CAN / CAN FD / CAN XL IP cores

What is CAN XL Verification IP?

CAN XL Verification IP is a CAN / CAN-FD / CAN-XL IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this CAN / CAN-FD / CAN-XL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CAN / CAN-FD / CAN-XL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP