Overview
The CAN XL IP presents a revolutionary advancement bridging the gap between CAN FD and 100Mbit Ethernet, making strides in data transmission technology. With support for data rates reaching up to 20 Mbit/s and accommodating data fields up to 2048 bytes in length, it surpasses previous standards. Moreover, it offers the flexibility of employing higher layer protocols and Ethernet frame tunneling, enhancing its versatility in various applications.
Retaining the reliability and advantages of the CAN protocol, this solution ensures seamless integration while catering to evolving technological needs. Backward compatibility with Classical CAN, CAN FD, and CAN XL further solidifies its adaptability. For physical connectivity to the CAN bus, external transceiver hardware is essential, with CAN transceivers for bitrates below 10Mbps and CAN SIC XL transceivers for bitrates exceeding 10Mbps.
Notably, the CAN XL implementation from DCD incorporates a single or dual-ported Message RAM located externally, facilitating efficient message handling through the Generic Master Interface. Integration with the host CPU is effortless through the 32-bit Generic Interface, compatible with popular interface wrappers such as AMBA, Altera Avalon Bus, and Xilinx OPB Bus.
This advanced solution is available in two versions, Basic and Safety-Enhanced, with the latter developed as an ISO26262-10 Safety Element out of Context. It can be further enhanced with necessary safety mechanisms, accompanied by comprehensive safety documentation meeting ISO26262 standards. Third-party audits validate the safety-related work products, ensuring compliance with Automotive Safety Integrity Level ASIL-B requirements.
The thorough FMEDA analysis provided by DCD offers step-by-step instructions for seamless integration and system-level safety analysis. Achieving ASIL-B readiness, this design is suitable for integration into Automotive Safety Systems, with the option for higher ASIL level readiness. For additional details and optional features, customers are encouraged to reach out to DCD support.
Learn more about CAN / CAN-FD / CAN-XL IP core
Complexity of modern cars is growing rapidly without a doubt. A lot has happened since Ford T and the times when car was just a “fully mechanical” experience. Last few decades prove that safety is crucial. There’s no wonder then, that the safety ecosystem based on proprietary certification is a must. But even the best engineer is not capable of taking care of every single design detail. Everyone makes mistakes.
This article focuses on the most important details of the modern SPI interfaces, which are improved by many useful features. But to start, let us discover the history of the modern SPI interface, because even the old, most basic SPI interfaces are still in use.
D32PRO is one of the newest 32-bit CPUs available on the market. It’s been designed by Digital Core Design, IP Core provider and SoC design house from Poland, responsible e.g. for the world’s fastest or world’s smallest 8051 CPU. DCD launched more than 70 different architectures since 1999, which have been implemented in more than 300 000 000 electronic devices, that’s why one can be sure that quite considerable experience stands behind the D32PRO.
This "How To" tutorial examines the options that are available to designers facing microprocessor (and microcontroller) obsolescence using FPGAs.
