Overview
Introducing DCD’s Ingenious CAN FD IP Core: Empowering Engineers with Unparalleled Flexibility.
When it comes to seamlessly infusing cutting-edge Controller Area Network (CAN) capabilities into diverse systems, look no further than DCD’s CAN FD IP Core. This engineering marvel can be harnessed as a standalone powerhouse, an integral part of an ASIC, or an FPGA marvel. Guided by the ISO11898-1:2015 standard, it ushers in flawless communication aligned with industry-favorite protocols, making it a game-changer for engineers and innovators.
Engineered to cater to both Classical CAN and the dynamic CAN FD, this module does require external transceiver hardware to establish a tangible link to the CAN bus. Our ingenious approach employs a single or dual-ported Message RAM, strategically situated outside the module, connected through the versatile Generic Master Interface. This meticulous design simplifies the art of message handling, ensuring efficiency at every turn.
The pièce de résistance? Seamlessly uniting the host CPU with the CAN FULL IP Core module via the 32-bit Generic Interface. This harmonious partnership guarantees a frictionless fusion, orchestrating a symphony of data exchange. But we don’t stop there. Compatibility is our middle name, as our Core seamlessly supports a roster of interface wrappers including, but not limited to:
AMBA – APB / AHB / AXI Lite Bus
Altera Avalon Bus
Xilinx OPB Bus
Variety is the spice of engineering life, and that’s why our IP core shines in two tantalizing flavors: the dynamic Basic and the robust Safety-Enhanced.
Prepare to be awestruck – our ingenious creation is not just an IP core; it’s a safety-critical masterpiece designed as an ISO26262-10 Safety Element out of Context. As if that’s not impressive enough, it can be amped up with vital safety mechanisms, complete with comprehensive ISO26262 soft IP SEooC work products. Expect nothing less than a complete Failure Modes Effects and Detection Analysis (FMEDA) – a guidebook that unravels seamless IP integration into your unique system, and a roadmap to conduct meticulous system-level safety analysis.
As for the skeptics, rest assured. We’ve subjected our safety-related work products to a third-party, independent audit, elevating our masterpiece’s trustworthiness.
Safety metrics? Oh, they are more than met. Both IPs boast an Automotive Safety Integrity Level (ASIL-B), with the Single Point Fault Metric (SPFM) soaring past 90% and the Latent Fault Metric (LFM) comfortably exceeding 60%. In simple terms – they’re bulletproof.
But wait, there’s more. Our ASIL-B ready design seamlessly slides into Automotive Safety Systems at the ASIL-B level, but here’s the kicker: we’ve got higher ASIL-level ready IP in our arsenal, if you dare to dream bigger.
Learn more about CAN / CAN-FD / CAN-XL IP core
DESPI eSPI Controller IP Core and DESPI eSPI IP Core Target deliver a complete, high-speed eSPI interface solution for FPGA and ASIC designs.
DCD-SEMI introduces a new CryptOne extension supporting EdDSA25519 signatures and X25519 key exchange, delivering high security, low latency, and efficient hardware implementation for modern SoC and FPGA designs.
DCD-SEMI, a provider of silicon-proven IP solutions, announces the availability of the DI3CM-HCI, an advanced MIPI I3C Host Controller Interface (HCI) IP Core designed to modernize peripheral connectivity in embedded, IoT, consumer, and industrial systems.
DAES IP Core is a high-performance solution that accelerates AES encryption and decryption for modern secure systems. Supporting 128- and 256-bit keys across multiple modes—including ECB, CBC, CFB, OFB, and CTR—DAES delivers ultra-fast throughput and easy integration.
DCD-SEMI today announced that its complete automotive IP Cores family — including Classical CAN, CAN FD, CAN XL but also LIN, PSI5 and SENT —is now available as Safety Element out of Context for ISO 26262 functional safety up to ASIL-D, the highest Automotive Safety Integrity Level.
Joining MIPI Alliance marks a significant step in DCD-SEMI’s commitment to delivering industry-compliant, high-performance IP cores to its global customers. As part of this initiative, DCD-SEMI will showcase its latest I3C IP core during the upcoming MIPI Plugfest, held in Warsaw on June 23-24, 2025.