Vendor: Lattice Semiconductor Corp. Category: Channel Coding

Block Convolutional Encoder

Convolutional encoding is a process of adding redundancy to a signal stream to provide error correction capability.

Overview

Convolutional encoding is a process of adding redundancy to a signal stream to provide error correction capability. The figure below shows a digital communication system using the Convolutional Encoder. The digital data stream (such as voice, image or any packetized data) is first convolutionally encoded, then modulated and finally transmitted through a channel.

Lattice’s Block Convolutional Encoder IP core is a parameterizable core for convolutional encoding of continuous or burst input data streams. The core allows different code rates and constraint lengths and supports puncturing. It can operate in continuous or block mode, whichever is required by the channel. In block mode, either Zero Flushing or Tail Biting codes can be generated. All the configurable parameters, including operation mode, termination mode, generator polynomials, code rate, and puncture pattern, can be defined by the user to suit the needs of the application. The code rate and the puncture pattern can also be varied through the input ports dynamically, providing further flexibility for the IP usage. Lattice’s Block Convolutional Encoder IP core is compatible with many networking and wireless standards that use convolutional encoding.

Key features

  • Compatible with the following standards: IEEE 802.16-2004, IEEE 802.11a, 3GPP, 3GPP2 and DVB-S
  • Supports both continuous and block encoding
  • Variable constraint length from 3 to 9
    • Supports both Zero Flushing and Tail Biting termination modes
    • Supports both internal and external zero padding in Zero Flushing mode
  • Supports both internal and external tail adding in Tail Biting mode
  • Supports a wide range of programmable code rates (input_rate/output_rate)
  • User defined generator polynomials
  • Output puncturing with unrestricted, user programmable puncture patterns
  • Supports dynamic puncturing mode, in which both the code rate and puncture patterns can be varied through ports
  • Punctured code rate can be programmed to k/n, where k can be from 2 to 12 and n can be from k+1 to 2k-1; additionally, rate 1/2 is supported in dynamic puncture mode
  • Handshake signals to support breaks in data stream or encoder busy conditions

Block Diagram

Specifications

Identity

Part Number
CONV-BLK
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Block Convolutional Encoder?

Block Convolutional Encoder is a Channel Coding IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP