Vendor: Xilinx, Inc. Category: Channel Coding

Backhaul LDPC

The Backhaul Low Density Parity Check (LDPC) core IP provides a high-performance forward error correction (FEC) solution for mobi…

Contact Provider Request Datasheet

Overview

The Backhaul Low Density Parity Check (LDPC) core IP provides a high-performance forward error correction (FEC) solution for mobile backhaul modems.  The core supports multiple modulations, frame lengths, and spectral efficiencies, thereby allowing a diverse set of profiles from which a user can adapt their backhaul modem solution.  Seamless transitions between each of these profiles is supported to facilitate adaptive coding and modulation (ACM).  AXI-Streaming interfaces allow for simple integration of this core into any given backhaul modem.

Key features

  • Supports the following modulations: QPSK, 8-QAM, 16-QAM, 32-QAM, 64-QAM, 128-QAM, 256-QAM
  • Supports 3 frame lengths: 4096 symbols/frame, 2048 symbols/frame, 1024 symbols/frame.  The smaller frame lengths correspond to lower latency
  • Supports multiple sets of spectral efficiencies for each modulation
  • Core includes an encoder and a decoder sub-component.  The encoder includes I/Q constellation mapping logic, while the decoder includes logarithmic likelihood ratio (LLR) calculation logic
  • The encoder is low latency and supports continuous transmission of symbols
  • Provides symbol error count statistics during decoding
  • Supports a maximum frequency of 300 MHz
  • Supports AXI-Streaming interfaces

Specifications

Identity

Part Number
EF-DI-MBH-LDPC-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Backhaul LDPC?

Backhaul LDPC is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP