Vendor: Flowgic Inc. Category: Protocol Bridge

AXI Bus Extender

AMBA AXI from ARM Holdings is an high performance on-chip bus architecture.

Overview

AMBA AXI from ARM Holdings is an high performance on-chip bus architecture. Wide datapath versions of of the AXI are not amenable to extensions beyond a single chip/FPGA. Flowgic's AXI Bus Extender(ABE) core makes it possible to extend AXI bus across two chips with very few package pins. ABE core is built using Flowgic's Interlaken Controller(IL) core, which is a flexible, high-bandwidth, packet transport mechanism for chip-to-chip communication.

Key features

  • Supports 64-bit and 128-bit AXIdata channels
  • Transparently bridges transactions, maintaining AXI ordering requirements
  • Makes use of Interlaken controller, a flexible and robust, chip-to-chip packet communication protocol controller
  • Maps AXI channels to independent Interlaken channels
  • Provides an additional high-priority external message channel to user logic for communicating control and status information
  • Dedicated high-priority internal message channel for Heartbeat and health status reporting
  • Built-in arbiter that accords highest priority to message channels and round-robin arbitration for AXI channels
  • Simple, synchronous interface to user logic
  • High-speed SERDES lanes or lower-speed LVDS lanes for chip-to-chip interface
  • Extensive error reporting and diagnostics

Block Diagram

Benefits

  • Low Pin Count
  • Low Latency
  • Low Gate Count
  • Flexible Design
  • Designed for Reuse & Testability
  • Proven Design Methodology
  • Customization Options

What’s Included?

  • Functional Specification
  • RTL Database
  • Functional Verification Environment
  • Synthesis Scripts
  • Timing Report
  • User Guide

Specifications

Identity

Part Number
AE64, AE128
Vendor
Flowgic Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is AXI Bus Extender?

AXI Bus Extender is a Protocol Bridge IP core from Flowgic Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP