Vendor: Xilinx, Inc. Category: PCI Express

AXI Bridge for PCI Express (PCIe) Gen3 Subsystem

The AXI PCIe® Gen 3 core provides an interface between the AXI4 interface and the Gen 3 PCI Express (PCIe) silicon hard core.

Contact Provider Request Datasheet

Overview

The AXI PCIe® Gen 3 core provides an interface between the AXI4 interface and the Gen 3 PCI Express (PCIe) silicon hard core. The AXI4 PCIe sub-system provides full bridge functionality between the AXI4 architecture and the PCIe network. The sub-system is composed of the PCIe core, the GT interface and the AXI4 interface. The bridge circuit is implemented in the FPGA fabric and the PCIe core and GT are hard-core elements in the FPGA.

The AXI4 PCIe core provides a transaction level translation of AXI4 commands to PCIe TLP packets and PCIe requests to AXI4 commands.

Key features

  • Maximum Payload Size (MPS) up to 256 Bytes
  • Messaged Signaled Interrupt (MSI)
  • Memory mapped AXI4 access to PCIe space
  • PCIe access to memory mapped AXI4 space
  • Tracks and manages TLP completion processing
  • Detects and indicates error conditions with interrupts
  • Ingress, Egress Outstanding Transactions (2 to 32)
  • Ingress, Egress Address translation (32b to 64b width)
  • Supports up to six PCIe 32-bit PCIe Base Address Register (BAR) as Endpoint

Specifications

Identity

Part Number
AXI Bridge for PCI Express (PCIe) Gen3 Subsystem
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about PCI Express IP core

How to design FPGA-based advanced PCI Express endpoint solutions

Currently dominating the desktop PC motherboard and graphics markets, the PCI Express protocol is poised to supplant PCI and PCI-X interface as the dominant high-bandwidth interconnect for the server, enterprise, mobile, workstation, networking, communica

Repeatable results with design preservation

Increasingly, FPGA designs are no longer just the 'glue logic' of the past; they are becoming more complex every year, often incorporating challenging such as PCI Express cores. Time spent trying to maintain timing in these modules is not only frustrating, but often unproductive as well. The design preservation flow solves this issue by allowing the customer to meet timing on the critical module(s) of the design and then reuse the implementation results in future iterations.

Frequently asked questions about PCIe IP cores

What is AXI Bridge for PCI Express (PCIe) Gen3 Subsystem?

AXI Bridge for PCI Express (PCIe) Gen3 Subsystem is a PCI Express IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this PCI Express?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI Express IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP