Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Clock Generator

audio clock Generation, output nine kinds of 256*fs from 12M reference input

This PLL is designed for audio clock generation.

Overview

This PLL is designed for audio clock generation. The reference clock is 12MHz crystal or input clock. It supports 256*fs clock output, here fs is audio system sample rate of 32kHz/44.1kHz/48kHz. It integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other support circuits.

Key features

  • Process: GSMC 0.18um 1P4M mixed-signal process with MIM capacitor
  • Supply Voltage: 3.3v +/-10%; 1.8v+/-10%
  • Reference Input: 12MHz crystal or external clock
  • Clock Output: 12.286MHz, 11.294MHz, 8.190MHz,6.143MHz, 5.647MHz, 4.095MHz, 3.071MHz, 2.823MHz, 2.048MHz
  • Output Duty Cycle: 49~51% Current: <1.5mA
  • Operating Temperature: 0~85c
  • More details, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/en/contactus.asp

Specifications

Identity

Part Number
GSMC18_PLL_05
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Clock Generator IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Clock Generator IP cores

What is audio clock Generation, output nine kinds of 256*fs from 12M reference input?

audio clock Generation, output nine kinds of 256*fs from 12M reference input is a Clock Generator IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Clock Generator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Clock Generator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP