Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
WASIELA
Category:
Filters Transforms
ASIP-2 Programmable Filter Engine
Application Specific Instruction Set Processors (ASIPs) possess an instruction set which is tailored to benefit a specific applic…
Overview
Application Specific Instruction Set Processors (ASIPs) possess an instruction set which is tailored to benefit a specific application.
They are special-purpose programmable hardware accelerators.
ASIPs fill a sweet spot on the cost-energy-performance continuum between fully software solutions running on DSPs and fully hardware solutions using ASICs or FPGAs.
Key features
- Platform to design Application Specific Instruction Set Processors (ASIPs).
- Ideal for supporting multi-standard systems.
- Supports a wide range of complex DSP functions
- The ASIP2 performs Fast Fourier Transform (FFT) to convert time domain signals to frequency domain signals for further processing. It supports FFT sizes from 4 to 8K.
- Supports vector machines, and Linear regression.
- The ASIP2 is a super set of ASIP1 (VK-701) developed by Wasiela
- Ported C compiler, assembler, linker, and debugger suitable for the two sample targets.
- The ASIP2 targets pack up to six independent operations to be executed in parallel in one instruction word of 32~bits.
- Ability to easily target other signal processing applications.
Block Diagram
ASIP-2 block diagram
Benefits
- Flexible
- Performance approaches that of dedicated implementations.
- Software-like ease.
Applications
- Wired/Wireless MODEMs (DSL, LTE, Zigbee, …).
- Image processing.
- Artificial intelligence and machine learning.
- Speech recognition/Speech synthesis.
- Filters, decimators, and interpolators.
What’s Included?
- Synthesizable Verilog
- Ported C compiler
- Sample programs
- Verilog Test Benches
- Documentation
Specifications
Identity
Part Number
ASIP-2
Vendor
WASIELA
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Egypt
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is ASIP-2 Programmable Filter Engine?
ASIP-2 Programmable Filter Engine is a Filters Transforms IP core from WASIELA listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.