ASIP-1 FFT Engine
Application Specific Instruction Set Processors (ASIPs) possess an instruction set which is tailored to benefit a specific applic…
Overview
Application Specific Instruction Set Processors (ASIPs) possess an instruction set which is tailored to benefit a specific application.
They are special-purpose programmable hardware accelerators.
ASIPs fill a sweet spot on the cost-energy-performance continuum between fully software solutions running on DSPs and fully hardware solutions using ASICs or FPGAs.
The ASIP1 is configurable at software compilation as well as at run time as a trade-off between throughput and flexibility.
For example in a FIR filter design, for maximum flexibility and scalability all the parameters of the filter may be loaded from the memory to the design.
This means that there is no fixed parameter after compilation:
filter order is loaded from the memory and also the number of samples.
For maximum throughput, all the parameters may be fixed in the code and stored in internal registers within the ASIP (general purpose registersg0:g7).
In such a case for example, the maximum filter order is 8 for complex signals and 16 for real signals.
Key features
- Platform to design Application Specific Instruction Set Processors (ASIPs).
- Ideal for supporting multi-standard systems.
- Supports a wide range of complex DSP functions.
- The ASIP1 supports the implementation of multiple DSP functions such as:
- Training and classification/regression for Neural Networks.
- Using the features and their powers for Linear Regression.
- Kalman filtering suitable for IQ mismatch.
- Finite and Infinite Impulse Response filtering with higher filter order.Also supports IQ mismatch estimation and correction techniques for OFDM systems such as
- Transmit IQ (TxIQ) Estimation
- TransmitIQ (TxIQ) Compensation
- Receive IQ (RxIQ) Estimation
- Ported C compiler, assembler, linker, and debugger suitable for the sample target.
- The ASIP1 targets pack up to six independent operations to be executed in parallel in one instruction word of 32~bits.
- Ability to easily target other signal processing applications.
Block Diagram
Applications
- Wired/Wireless MODEMs (DSL, LTE, Zigbee, …)
- Image processing.
- Artificial intelligence and machine learning.
- Speech recognition/Speech synthesis.
- Filters, decimators, and interpolators.
What’s Included?
- Synthesizable Verilog
- Ported C compiler
- Sample programs
- Verilog Test Benches
- Documentation
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
10 FPGA Design Techniques You Should Know
How to implement double-precision floating-point on FPGAs
Frequently asked questions about Filters and Transforms IP cores
What is ASIP-1 FFT Engine?
ASIP-1 FFT Engine is a Filters Transforms IP core from WASIELA listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.