Vendor: SmartDV Category: CAN / CAN-FD / CAN-XL

ARINC 825 Verification IP

ARINC 825 Verification IP implements the digital transmision system have been specified for inter-unit and inter-systems communic…

Verification IP View all specifications

Overview

ARINC 825 Verification IP implements the digital transmision system have been specified for inter-unit and inter-systems communications on board transport aircraft. ARINC 825 Verification IP provides an smart way to verify the ARINC 825 standard data transmission and control interfaces between transmitter and receiver.The SmartDV's ARINC 825 Verification IP is fully compliant with ARINC specification 825 - 2 and provides the following features.

ARINC 825 Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

ARINC 825 Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports ARINC specification 825 - 2.
  • Supports one of the following data rates
    • 83.33 Kbit/s
    • 125 Kbit/s
    • 250 Kbit/s
    • 500 Kbit/s
    • 1 Mbit/s
  • The model has a rich set of configuration parameters to control ARINC 825 functionality.
  • Supports one-to-many communication and also peer-to-peer communication.
  • Supports all the four frame types.
    • Data frames
    • Remote frames
    • Error frames
    • Overload frames
  • Remote frame support.
    • Automatic transmission after reception of remote transmission request (RTR).
    • Automatic receive after transmission of an RTR.
  • Supports all the five types of error insertion and detection.
    • Bit errors
    • Stuff errors
    • CRC errors
    • Format errors
    • Acknowledgement errors
  • Supports all the node service interface as per ARINC 825 -2 specification.
    • Node service concept[NSC]
    • Node identification service[IDS]
    • Node synchronization service[NSS]
    • Data upload service[DUS]
    • Data download service[DDS]
    • Bit control service[BCS]
    • Non-volatile storage service[NVS]
    • Node-ID setting service[NIS]
    • Service control service[SCS]
  • Tracks TEC/REC error counter and fault states.
  • Support Broadcast and acknowledgement by all nodes.
  • Supports Bit by bit Arbitrations.
  • Glitch insertion and detection
  • Re-transmission of corrupted messages.
  • Status counters for various events on bus.
  • Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints Randomization.
  • Callbacks in transmitter,receiver and monitor for various events.
  • Built in functional coverage analysis.

Block Diagram

ARINC 825 VIP block diagram

Benefits

  • Faster testbench development and more complete verification of ARINC 825 designs.
  • Easy to use command interface simplifies testbench control and configuration of Transmitter,Receiver and Monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the ARINC 825 testcases.
  • Examples showing how to connect various components, and usage of Transmitter,Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
ARINC 825 VIP
Vendor
SmartDV
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV
HQ: India

Learn more about CAN / CAN-FD / CAN-XL IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

The Future Of Chip Design

The future of chip design in a few short years could look entirely different as the semiconductor industry witnesses an advancing trend toward free and flexible, community-supported hardware designs for the long tail of new applications based on custom semiconductor devices

RISC-V's CPU Verification Challenge

RISC-V is new and does not have the benefit yet of years of field-proven experience. This means that a carefully chosen and executed CPU verification strategy is essential. It also means that the availability of a “golden reference model” is a critical component that must be secured.

The Thriving Silicon IP Business

It wasn’t all that long ago when becoming a third-party silicon intellectual property (IP) provider was all the rage in the electronic system design (ESD) community. Engineers with a laptop could sit in their home office or garage, design a functional block of IP, and voila, they were in the IP business.

Frequently asked questions about CAN / CAN FD / CAN XL IP cores

What is ARINC 825 Verification IP?

ARINC 825 Verification IP is a CAN / CAN-FD / CAN-XL IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this CAN / CAN-FD / CAN-XL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CAN / CAN-FD / CAN-XL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP