Application Specific Real-Time Microkernel in Hardware
This article demonstrates that a hardware based real-time kernel can keep or increase the performance of a monolithic structured real-time operating system, while improving system modularity.
Vendor:
Roa Logic BV
Category:
Timers & Watchdogs
AHB-Lite Timer
The Roa Logic AHB-Lite Timer IP is a fully parameterized soft IP implementing a user-defined number of timers and functions as sp…
Overview
The Roa Logic AHB-Lite Timer IP is a fully parameterized soft IP implementing a user-defined number of timers and functions as specified by the RISC-V Privileged 1.9.1 specification.
The IP features an AHB-Lite Slave interface, with all signals defined in the AMBA 3 AHB-Lite v1.0 specifications fully supported, supporting a single AHB-Lite based host connection. Bus address & data widths as well as the number of timers supported are specified via parameters.
The timebase of the timers is derived from the AHB-Lite bus clock, scaled down by a programmable value.
The module features a single Interrupt output which is asserted whenever an enabled timer is triggered
The IP features an AHB-Lite Slave interface, with all signals defined in the AMBA 3 AHB-Lite v1.0 specifications fully supported, supporting a single AHB-Lite based host connection. Bus address & data widths as well as the number of timers supported are specified via parameters.
The timebase of the timers is derived from the AHB-Lite bus clock, scaled down by a programmable value.
The module features a single Interrupt output which is asserted whenever an enabled timer is triggered
Key features
- AHB-Lite Interface with programmable address and data width
- User defined number of counters (Up to 32)
- Programmable time base derived from AHB-Lite bus clock
Block Diagram
AHB-Lite Timer block diagram
What’s Included?
- Full Source Code
- Testbenches
- Compilation Scripts
- Documentation
Specifications
Identity
Part Number
AHB-Lite Timer
Vendor
Roa Logic BV
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
The Netherlands
Learn more about Timers & Watchdogs IP core
Multitasking operations require more hardware based RTOSes
Multitasking operations require more hardware based RTOSes
How to Ensure a Bug Free BootROM?
In this article, we outline the robust testing of BootROM by churning out best capabilities of three powerful platforms – SoC simulation, Hardware emulation, and EVB Validation.
SystemC: Key modeling concepts besides TLM to boost your simulation performance
Virtualization of SoC, ECUs and other electronic systems is used to explore (micro-)architectures at system level as well as to develop and verify software early in the design cycle.
Frequently asked questions about Timers & Watchdogs IP cores
What is AHB-Lite Timer?
AHB-Lite Timer is a Timers & Watchdogs IP core from Roa Logic BV listed on Semi IP Hub.
How should engineers evaluate this Timers & Watchdogs?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Timers & Watchdogs IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.