Vendor: Algotronix Ltd. Category: Symmetric Crypto

AES Keywrap Core

This core extends the Algotronix G3 Encryption Standard (AES) core by providing a secure, standardized method for loading cryptog…

Overview




This core extends the Algotronix G3 Advanced Encryption Standard (AES) core by providing a secure, standardized method for loading cryptographic keys into the encryption unit. The AES-G3 core is included within this product.



The AES Keywrap algorithm was developed by National Institute of Standards and Technology (NIST) and was adopted by the Internet Engineering Task Force (IETF) as RFC 3394. Use of the AES Keywrap algorithm is also specified in the W3C XML Security Specification and in the IEEE draft standard for encryption of data on hard disks (IEEE P1619). In order to meet specifications such as FIPS140-2 level 2 and higher or the equivalent Common Criteria Protection Profiles protection must be provided for Critical Security Parameters (CSPs) such as cryptographic keys entering the encryption unit. The Key-Wrap algorithm provides an approved mechanism for cryptographically protecting CSPs as they enter the security module.

Key features

  • Provides a secure method of transferring keys into the Algotronix AES G3 core
  • Implements IETF RFC 3394 and the NIST AES Keywrap specification specified as an Approved Key Establishment Technique in FIPS 140-2
  • Supports 128, 192 and 256 bit keys
  • Compile as Wrap, Unwrap or Wrap/Unwrap
  • Supplied as portable VHDL to allow customers to conduct their own code review in high-security applications
  • Supplied with test bench implementing all vectors from the IETF and NIST specification.

Specifications

Identity

Part Number
AES-KEYWRAP
Vendor
Algotronix Ltd.
Type
Silicon IP

Security

Crypto Algorithm
AES

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United Kingdom

Learn more about Symmetric Crypto IP core

Algotronix provides AES encryption over USB with new reference designs

Algotronix has announced the availability of a reference design that provides Advanced Encryption Standard (AES) over USB. The company provides an interface to Altera's NIOS II soft processor that works with their G3 core to provide AES encryption and decryption of files passed over a USB 2 interface.

How to defend against the cloning of your FPGA designs

This article describes a new way of tagging designs to help to counter the rapidly growing trade in stolen IP and cloned designs. The topic is a difficult one for the industry to discuss; recently, however, more and more voices have been raised on the issue.

Frequently asked questions about Symmetric Cryptography IP cores

What is AES Keywrap Core?

AES Keywrap Core is a Symmetric Crypto IP core from Algotronix Ltd. listed on Semi IP Hub.

How should engineers evaluate this Symmetric Crypto?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP