Vendor: Rambus, Inc. Category: Symmetric Crypto

AES Key Wrap Accelerators

The AES-IP-37 (EIP-37) is IP for accelerating the AES Key Wrap cipher algorithm (NIST-Key-Wrap & RFC3394) up to 6 Gbps.

Contact Provider Request Datasheet
AES View all specifications

Overview

The AES-IP-37 (EIP-37) is IP for accelerating the AES Key Wrap cipher algorithm (NIST-Key-Wrap & RFC3394) up to 6 Gbps. Designed for fast integration, low gate count and full transforms, the AES-IP-37 accelerator provides a reliable and cost-effective embedded IP solution that is easy to integrate into SoCs that need high speed key wrap and (key) storage or key import and export systems.

How the AES-IP-37 AES Key Wrap Accelerators work

The AES-IP-37 is a family of the cryptographic library elements in the Rambus hardware IP library (formerly of Inside Secure). The accelerators include I/O registers, encryption and decryption cores, and the logic for feedback modes and key scheduling.

Sustained performance ranges from 1 to 6 Gbps depending on the configuration and area. Gate count is between 33K and 62K gates (excluding memory) depending on the configuration. Multiple AES-IP-37 cores can be cascaded.

Key wrap performance of the low gate count version is around 100K key wraps of unwraps (for 80-Byte key data), for the high end it is around 500K to 700K depending on frequency.

Key features

  • Wide bus interface (128-bit data, 256-bit keys) or 32-bit register interface
  • Key/KEK sizes: 128, 192 and 256 bits
  • Includes key scheduling hardware
  • Supported modes: NIST AES Key Wrap
  • Memory interface for key, intermediate and result data storage up to 4096 bits 
(Maximum supported input data block size is 512 bytes) 

  • Fully synchronous design
  • Low Speed, Medium Speed, High Speed versions
  • Support for two ECC (Error Correcting Code) bits from the external memory
  • Multiple IV loading options 

  • Unwrap result verification


  • Alternatives:
    • AES-IP-32 AES ECB accelerators
    • AES-IP-36 AES ECB/CBC/CTR accelerators
    • AES-IP-37 AES Key Wrap accelerators
    • AES-IP-38 AES XTS/GCM accelerators
    • AES-IP-39 AES ECB/CBC/CTR/CCM/GCM accelerators

Block Diagram

AES-IP-37 block diagram

Benefits

  • Silicon-proven implementation
  • Fast and easy to integrate into SoCs
  • Flexible layered design
  • Complete range of configurations
  • World-class technical support

Specifications

Identity

Part Number
AES-IP-37
Vendor
Rambus, Inc.
Type
Silicon IP

Security

Crypto Algorithm
AES

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Rambus, Inc.
HQ: USA
Contact Rambus, Inc.

Learn more about Symmetric Crypto IP core

Google, Quantum Attacks, and ECDSA: Why There’s No Need to Panic and Why Preparation Matters Now

Over the past several weeks, we’ve seen growing discussion across the industry about Google’s latest publications on quantum computing and cryptography. In some corners, those discussions have quickly escalated into claims that widely deployed elliptic curve cryptography (ECC), including ECDSA, is on the verge of collapse. Customers are understandably asking questions: Has ECDSA been broken? Are today’s systems suddenly at risk? Do migration timelines need to change?

Frequently asked questions about Symmetric Cryptography IP cores

What is AES Key Wrap Accelerators?

AES Key Wrap Accelerators is a Symmetric Crypto IP core from Rambus, Inc. listed on Semi IP Hub.

How should engineers evaluate this Symmetric Crypto?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP