Vendor: Algotronix Ltd. Category: Symmetric Crypto

AES-GCM IP Core for 40Gbit/sec packet data

This state of the art implementation of AES-GCM achieves 40Gbit/sec performance on Virtex 5 FPGAs.

AES View all specifications

Overview

This state of the art implementation of AES-GCM achieves 40Gbit/sec performance on Virtex 5 FPGAs. It implements AES-GCM as specified by the IEEE 802.1ae MACSEC standard.

Achieving 40Gbit/sec throughput on minimum sized packets with minimum inter-packet separation is a challenging task, particularly for an FPGA implementation where there are limitations on maximum clock frequency. The conventional approach to providing high performance on AES is to use a deep pipeline however this is ineffective on worst case traffic since minimum sized packets do not contain enough data to fill the pipeline. This core implements a pipelined and overlapped architecture with a number of proprietary implementation optimisations to deliver the required 40Gbit/sec performance even on worst case traffic.

This core is supplied as VHDL source code with a testbench which implements standard vectors from the GCM specification and a large test suite of vectors derived from a software implementation of AES-GCM.

Key features

  • Cipher Modes: AES-GCM as specified for 802.1ae MACSEC
  • Internal Data Path Width: 128 bits with pipelining and overlapping
  • Functions: Encrypt, Decrypt, Encrypt/Decrypt
  • Key Lengths: 128 bits
  • IV Length: 96 bits

Specifications

Identity

Part Number
AES-GCM-40G
Vendor
Algotronix Ltd.
Type
Silicon IP

Security

Crypto Algorithm
AES

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Algotronix Ltd.
HQ: United Kingdom

Learn more about Symmetric Crypto IP core

Algotronix provides AES encryption over USB with new reference designs

Algotronix has announced the availability of a reference design that provides Advanced Encryption Standard (AES) over USB. The company provides an interface to Altera's NIOS II soft processor that works with their G3 core to provide AES encryption and decryption of files passed over a USB 2 interface.

How to defend against the cloning of your FPGA designs

This article describes a new way of tagging designs to help to counter the rapidly growing trade in stolen IP and cloned designs. The topic is a difficult one for the industry to discuss; recently, however, more and more voices have been raised on the issue.

Frequently asked questions about Symmetric Cryptography IP cores

What is AES-GCM IP Core for 40Gbit/sec packet data?

AES-GCM IP Core for 40Gbit/sec packet data is a Symmetric Crypto IP core from Algotronix Ltd. listed on Semi IP Hub.

How should engineers evaluate this Symmetric Crypto?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP