Adaptive Interactive detection- Per-Survivor Processing
1: CPM Modulator/ Demodulator Data Rate 200kbps to 10 Mbps in steps of 100Kbps Modulation Index Programmable up to 0.5 Baseband F…
Overview
1: CPM Modulator/ Demodulator
| Data Rate | 200kbps to 10 Mbps in steps of 100Kbps |
| Modulation Index | Programmable up to 0.5 |
| Baseband Filtering | Gaussian/Raised cosine/Root raised cosine |
| BT product | 0.1/0.25/0.3 |
| Burst size | 100us to 2000us in steps of 100us |
| Output format | Baseband IQ data |
| Mode of Transmission | Burst or Continuous |
| Packet length | Programmable |
| Preamble size | <64' |
| Channel | Rayleigh, Rician with K factor=10 |
| Normalized Doppler offset | 2% |
| SNR @ BER 10^-3(Rayleigh Channel) | ≤25dB for slow & flat Rayleigh channel (Partial response CPM, BT=0.25, Gaussian Pulse shaping) |
2: DQPSK/QPSK modulator
| Data Rate | 200kbps to 10 Mbps in steps of 100Kbps |
| Differential Encoding | On/Off |
| Baseband Filtering | Root raised cosine |
| Roll off factor | 0.1/0.25/0.3/0.35/0.4/0.5 (programmable) |
3: LDPC Encoder/Decoder
| Block size(encoded) | 128, 256,512,1024,2048,4096,8192,16384 |
| Code rate | 1/3,1/2, 2/3, 3/4, 4/5, 5/6, 6/7, 7/8, 8/9, 9/10 |
| Operating clock | 200MHz |
| Throughput | 50MHz |
| Max no iterations | Programmable up to 40 |
| Soft Input/output LLR | 6-bits |
Key features
- MATLAB Simulation, Using FEC code
- Source codes (synthesizable VHDL/ Verilog/sys Gen Model) of PHY Components
- Design & Development of PHY Controller software
- PHY characterization and configuration
- CPM Modulator & Demodulator
- DQPSK /QPSK modulator
- FLDPC Encoder& Decoder with different block size (encoded)
- FPGA Implementation
Benefits
- High speed & Reliable Communication
- High data rate enabling faster & real time communication
- Suitable for High performance computing requirement
- Configurable to accommodate multiple demodulation schemes, decoding algorithms
- Helpful in joint data detection and adaptive parameter filtering
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Channel Coding IP core
Altera purchases optical network IP vendor Avalon Microelectronics
FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
Satellite modems structure Internet access
Audio Transport in DisplayPort VIP
Extending the SoC Architecture of 3G terminal to Multimedia Applications
Frequently asked questions about Channel Coding IP cores
What is Adaptive Interactive detection- Per-Survivor Processing?
Adaptive Interactive detection- Per-Survivor Processing is a Channel Coding IP core from Qbit labs listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.