Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
So-Logic
Category:
CPU
8051 Comaptible CPU Core
The so_ip_8051C256 is a soft core of a 8-bit CPU dedicated for operation with fast (on-chip) and slow (off-chip) memories.
Overview
The so_ip_8051C256 is a soft core of a 8-bit CPU dedicated for operation with fast (on-chip) and slow (off-chip) memories.
So_ip_8051C256 soft core is 100% binary compatible with the CPU from industry standard 8051 microcontroller. It executes all ASM51 instructions and has the same instruction set as the 8031.
The so_ip_8051C256 serves both software and hardware interrupts.
So_ip_8051C256 has an advanced architecture that enables it to be 4.51 times faster than the CPU from original 8051 microcontroller.
So_ip_8051C256 is delivered with fully automated testbench and a compete set of tests allowing easy package validation at each stage of SoC design flow.
The so_ip_8051C256 is a microcode-free design developed for reuse in FPGA implementations. The design is strictly synchronous with positive-edge clocking, no internal tri-states and a synchronous reset.
Key features
- 100% software compatible with industry standard 8051
- Advanced architecture enables to execute instructions on average 4.51 times faster compared to original 8051
- 8 times faster multiplication
- 8 times faster division
- 4 times faster addition
- 256 bytes of internal (on-chip) Data Memory
- Up to 64K bytes of internal (on-chip) or external (off-chip) Program Memory
- Up to 64K bytes of internal (on-chip) or external (off-chip) Data Memory
- De-multiplexed Address/Data bus to allow easy connection to memory
- Fully synthesizable synchronous design with positive edge clocking and no internal tri-states
- Interrupt Controller with 2 priority levels and 2 external sources
- Four 8-bit I/O Ports
- Separate input and output lines
Block Diagram
so_ip_8051C256 block diagram
Applications
- Embedded microcontroller systems
- Data computation and transfer
- Communication systems
- Professional audio and video
What’s Included?
- VHDL Source Code or netlis
- Verification environment with regression suite
- Technical documentation
- Installation notes
- User Manual
- Datasheet
- Instantiation templates
- Reference Design
- Technical Support
- IP Core implementation support
- Variable length maintenance
- Delivery of IP Core updates, minor and major changes
- Delivery of documentation updates
- Telephone & email support
Specifications
Identity
Part Number
so_ip_8051C256
Vendor
So-Logic
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Austria
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is 8051 Comaptible CPU Core?
8051 Comaptible CPU Core is a CPU IP core from So-Logic listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.