Wireless 5G BTS Need Super DSP core... CEVA XC-12
Eric Esteve
Vendor:
StarIC Inc
Category:
TIA
64 Gbps PAM4 Transimpedance Amplifier
64 Gbps PAM4 TIA for GF Fotonix™, under development
Overview
Next-generation transimpedance amplifier IP targeting 64 Gbps PAM4 operation on monolithic silicon photonic platforms. Extends StarIC's photonic-electronic interface portfolio to higher datacenter lane rates while leveraging the same GF Fotonix™ integration expertise as our proven 100 Gbps and 32 Gbps NRZ TIAs.
Process: GF Fotonix™ (45SPCLO)
Key features
- 64 Gbps PAM4 data rate
- Optimized for high-speed photodetector interfaces
- GlobalFoundries Fotonix™ process (45SPCLO)
- Under active development
Applications
- PAM4 datacenter optical receivers
- High-speed electro-photonic transceivers
- Next-gen AI interconnect
- WDM receiver paths
What’s Included?
- GDS layout database
- Liberty timing models (.lib)
- LEF layout exchange format
- Documentation available
- Integration support package
- Schematics available
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 40nm | LP | Pre-Silicon |
Specifications
Identity
Part Number
tia-64g-pam4
Vendor
StarIC Inc
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Canada
Learn more about TIA IP core
PCI Express requires ATE strategy
PCI Express requires ATE strategy
Developing an ATE strategy for PCI Express
Developing an ATE strategy for PCI Express
Comparing Current and Emerging CDMA Forward Link PHYs
Comparing Current and Emerging CDMA Forward Link PHYs
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
To address the hardware and energy overheads associated with SNN training, this paper presents intrinsic-timing power-of-two STDP (ITP-STDP) and its corresponding prototype learning engine hardware architecture. The proposed design is evaluated through a dedicated mean-field synaptic drift model for dynamical analysis and further validated across SNN networks of different scales and datasets.
Frequently asked questions about TIA IP cores
What is 64 Gbps PAM4 Transimpedance Amplifier?
64 Gbps PAM4 Transimpedance Amplifier is a TIA IP core from StarIC Inc listed on Semi IP Hub. It is listed with support for globalfoundries Pre-Silicon.
How should engineers evaluate this TIA?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this TIA IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.