Vendor: Obsidian Technology Category: Voltage Reference

500nm Trimmed Low Power Bandgap

The BG102 is a 1.2V CMOS low power, medium precision CMOS bandgap cell designed for use in a wide variety of mixed signal device …

Contact Provider Request Datasheet

Overview

The BG102 is a 1.2V CMOS low power, medium precision CMOS bandgap cell designed for use in a wide variety of mixed signal device applications.

The base design is implemented with lambda-based sizing and portable layout constructs for maximum ease of process porting. The architecture supports operation down to 1.5V.

Key features

  • Precision of ±0.5% over process, temperature, and voltage.
  • 4 Bit temperature coefficient trimming.
  • Optional 4 bit voltage trimmer.
  • 1.2V output.
  • DC PSRR -100dB, Peak PSRR –20dB.
  • 15µV RMS output noise
  • 3.3 or 5 Volt supply voltage options with option for separate substrate connections.
  • Power down input.
  • Uses manufacturer supported bipolar structures.
  • 500nA positive temperature coefficient current source.
  • Bullet-proof start-up circuit.
  • Stable to infinite capacitive load.
  • Start-up time less than 5µS.
  • Base cell area 0.03mm2 in 0.35µ CMOS.
  • 1P3M CMOS process compatibility.

Applications

  • Temperature reference.
  • LDO.
  • Bias generation.

What’s Included?

  • Metal layout outline.
  • Flat GDS layout (for some IP this is delivered to the fab for integration).
  • Verilog model.
  • SPICE flat netlist. 
  • Basic SPICE testbench. Allows for verification of basic function.
  • Integration notes, and integration consulting support.
  • Test implementation notes.

Specifications

Identity

Part Number
OT0102
Vendor
Obsidian Technology
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Obsidian Technology

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is 500nm Trimmed Low Power Bandgap?

500nm Trimmed Low Power Bandgap is a Voltage Reference IP core from Obsidian Technology listed on Semi IP Hub.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP