Vendor: Xilinx, Inc. Category: Channel Coding

3GPP LTE MIMO Encoder

The LTE Baseband Platform enables customers to more easily exploit the advantages of a 100% Xilinx FPGA baseband implementation, …

Overview

The LTE Baseband Platform enables customers to more easily exploit the advantages of a 100% Xilinx FPGA baseband implementation, by offering a flexible, standards compliant and pre-optimized solution for LTE MIMO encode function.

The 3GPP LTE MIMO Encoder LogiCORE™ IP provides a flexible and highly optimized implementation of the MIMO encoding functions for LTE eNodeB applications, as defined in the 3GPP-LTE specifications. It represents one LogiCORE IP component in the broader LTE Baseband Platform developed by Xilinx.

Key features

  • Compliant with 3GPP TS 36.211 Release 9
  • Implements layer mapping and pre-coding
  • Supports both transmit diversity and space division multiplexing schemes
  • Cyclic delay diversity option
  • Maximum theoretical throughput supported for systems with up to 20 MHz bandwidth
  • Parametrizable input/output data precision
  • AXI4-Stream interface facilitates system integration and re-use
  • Bit accurate behavioral C model available to accelerate simulations

Specifications

Identity

Part Number
EF-DI-MIMOENC-LTE-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

High-Speed PCIe and SSD Development and Challenges

PCIe stands for Peripheral Component Interconnect Express (PCIe), which is a very important specification in computer buses. It is widely used in a large number of applications for data exchange communication within computer components, such as network cards, graphics cards, and nowadays NVMe solid state drives, which are mostly connected to the motherboard via PCIe. Since its introduction in 2003, PCIe has evolved into a fifth or even sixth-generation specification.

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

Frequently asked questions about Channel Coding IP cores

What is 3GPP LTE MIMO Encoder?

3GPP LTE MIMO Encoder is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP