1220 to 1610 MHz Image-rejection mixer
The mixer intended to perform a simultaneous RF signal carry, down conversion and image rejection.
Overview
The mixer intended to perform a simultaneous RF signal carry, down conversion and image rejection.
The block is fabricated on AMS BiCMOS 0.35 um technology
Key features
- AMS BiCMOS 0.35 um
- Operating frequency range 1220 to 1610 MHz
- High gain
- Gain temperature compensation mode
- Portable to other technologies (upon request)
Block Diagram
Applications
- Front-end HF signal amplification in receivers
What’s Included?
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about RF Front End IP core
Micros benefit from ASIC heritage
Tools for Test and Debug : Specialized net backplanes needed for DSP debug in distributed environments
Software radio closes in on handsets
DSP/ASIC approach offers processing benefits for 802.11b implementation
Is there a "one-size fits all" SOC PLL?
Frequently asked questions about RF Front End IP cores
What is 1220 to 1610 MHz Image-rejection mixer?
1220 to 1610 MHz Image-rejection mixer is a RF Front End IP core from NTLab listed on Semi IP Hub.
How should engineers evaluate this RF Front End?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this RF Front End IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.