Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: ADC

Auxiliary DAC - 12-bit Successive Approximation Register (SAR) DAC

This digital-to-analog converter implements segmented R-2R and thermometer decoder architecture to achieve 12-bit resolution.

12 Bit GlobalFoundries 28nm SLP Available on request View all specifications

Overview

This digital-to-analog converter implements segmented R-2R and thermometer decoder architecture to achieve 12-bit resolution. The DAC consists of input data latch, control logic and resistor ladder offers single-ended or differential voltage output by a build-in analog buffer amplifier. The DAC support data update rate up to 1Msps and offer power-down mode to reduce power dissipation.

It is suitable for integrated auxiliary DAC applications and multi-converter architectures.

 

Key features

  • Silicon proven in 22, 28, 40, 55, 65, 110, 130, 180nm from SMIC, HHgrace, GlobalFoundries and Samsung
  • Resolution: 12-bit
  • Update Rate: 1Msps
  • Power Consumption
    •   1mA@1Msps
  • Single-ended or Differential voltage output
  • Analog Output Range
    •   VREFH to VREFL
    •   DNL: ±1 LSB, INL: ±1.5 LSB
  • Flexible Control Logic

Block Diagram

Aux DAC block diagram

Applications

  • Industrial process control
  • Digital calibration
  • Data acquisition systems
  • Motion control systems

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 28nm SLP Available on request

Specifications

Identity

Part Number
Aux DAC
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Analog

Resolution bits
12 Bit

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about ADC IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about ADC IP cores

What is Auxiliary DAC - 12-bit Successive Approximation Register (SAR) DAC?

Auxiliary DAC - 12-bit Successive Approximation Register (SAR) DAC is a ADC IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.

How should engineers evaluate this ADC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP