TSMC CLN80GT 80nm General Purpose PLL - 250MHz-1250MHz
True Circuits, Inc.
•
HQ:
USA
The General Purpose PLL is a wide range clock multiplier with deskew capability.
- TSMC
- 80nm
- GP
Compare 18,265 Semiconductor IP Cores from 472 vendors
-
-
TSMC CLN80HS 80nm General Purpose PLL - 250MHz-1250MHz
True Circuits, Inc.• HQ: USAThe General Purpose PLL is a wide range clock multiplier with deskew capability.
- TSMC
- 80nm
- HS
-
UMC L28HLP 28nm Deskew PLL - 110MHz-550MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
-
UMC L28HLP 28nm Deskew PLL - 220MHz-1100MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
-
UMC L28HLP 28nm Deskew PLL - 440MHz-2200MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
-
UMC L28HPM 28nm Deskew PLL - 175MHz-875MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
- HPM
-
UMC L28HPM 28nm Deskew PLL - 350MHz-1750MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
- HPM
-
UMC L28HPM 28nm Deskew PLL - 700MHz-3500MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- UMC
- 28nm
- HPM
-
UMC L28HLP 28nm Clock Generator PLL - 110MHz-550MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
-
UMC L28HLP 28nm Clock Generator PLL - 220MHz-1100MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
-
UMC L28HLP 28nm Clock Generator PLL - 440MHz-2200MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
-
UMC L28HPM 28nm Clock Generator PLL - 175MHz-875MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
- HPM
-
UMC L28HPM 28nm Clock Generator PLL - 350MHz-1750MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
- HPM
-
UMC L28HPM 28nm Clock Generator PLL - 700MHz-3500MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
- HPM
-
IEEE 802.1ae (MACsec) 100G Security Processor with Avalon-ST Interface
IP Cores, Inc.• HQ: USAImplementation of the new LAN security standard IEEE 802.1ae (MACsec) requires the NIST standard AES cipher in the GCM mode for e…
- MACsec
-
Xylon• HQ: Croatia
The logiCLK is a programmable clock generator logicBRICKS IP core with twelve independent and fully configurable clock outputs.
- Clock Generator
-
Analogist Company, Ltd.• HQ: Japan
AGDA21 is a 10bit 150MSPS current steering D/A converter.
- 10 Bit
- TSMC
- 130nm
- BCD+
-
Analogist Company, Ltd.• HQ: Japan
AGDA11 is a 10bit current steering D/A converter.
- 10 Bit
- TSMC
- 350nm
- Silicon Proven
-
High Throughput and Low Latency Compression Engine For SSD
Proficient Design LLC• HQ: United StatesThe high performance compression IPhere compresses at the line rate of 16Gbps in ASIC or up to 64 Gbps for custom implementations.
- Data Compression
- Medium
- now
-
Analogist Company, Ltd.• HQ: Japan
AGAD12 is a 10bit 167MSPS Pipeline A/D converter.
- 10 Bit
- TSMC
- 180nm
- BCDG2