Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Vendor:
Siemens Digital Industries Software
Category:
UCIe
Verification IP for UCIe
Accelerated confidence in simulation-based verification of RTL designs with Universal Chiplet Interconnect Express (UCIe) interfa…
Overview
Accelerated confidence in simulation-based verification of RTL designs with Universal Chiplet Interconnect Express (UCIe) interfaces
Avery UCIe VIP provides a comprehensive verification solution featuring an advanced UVM environment that incorporates constrained random traffic gener ation, robust D2D and LogPHY layer controls and error injection, protocol checks and coverage, functional coverage, protocol analyzer-like features for debug ging, and performance analysis metrics. PCIe/CXL VIP supports FDI/RDI adapters for complete stack verification. With the advanced capabilities of Avery VIP, engineers can work more efficiently, develop more complex tests, and work on more complex topologies, such as bifurcation. Avery compliance test suites offer effective core-through-chip-level tests, including those used in compliance workshops as well as extended tests developed by Avery to cover the specifica tion features.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
UCIe |
Universal Chiplet Interconnect Express (UCIe) |
UCIe 1.0 |
Key features
- Supports latest PCIe Gen5/6 and CXL 2.0/3.0
- Device and retimer supported
- Multiple stacks / multiple protocols
- Raw flit, CXL68B enhanced flit, standard and latency-opti mized 256B flit
- ARB/MUX
- CRC retry
- Link state management
- Parameter negotiation
- Power management link states
- LogPHY supported features
- Link training
- Scrambling/descrambling
- Sideband training transfers
- Lane repair
- Lane reversal
- Main band/sideband interfaces
- FDI / RDI interfaces
- Unit-level FDI / RDI driver mode BFMs for standalone PHY testing
- RDIBox BFM for simplified direct protocol/D2D only testing
- Directed and randomized flit generation
- UCIe PCIe extended config space
- BFM settings are runtime configurable
- Error injection at multiple levels
- Protocol checkers
- Layered protocol debugging trace files
- Throughput measurement
- Compliance test suite
Block Diagram
Avery Verification IP for UCIe block diagram
Benefits
- Offers effective core-through-chip- level tests
- Enables engineers to work more efficiently,
- Supports development of more complex tests and topologies
- Provides enhanced protocol- aware debugging
- Isolates compliance issues
What’s Included?
- UCIe D2D Adapter
- LogPHY
- RDIBox models
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
Avery Verification IP for UCIe
Vendor
Siemens Digital Industries Software
Provider
Siemens Digital Industries Software
HQ:
USA
Siemens Digital Industries Software offers a deep portfolio of software across a broad spectrum of industry domains. Siemens is the leader in driving enterprise-level digital transformation through market leading software, and services. With these capabilities, Siemens provides the catalyst to not only enable, but also accelerate digital transformation for companies of all sizes and in all industries. The Xcelerator portfolio encompasses Siemens’ capabilities for digital transformation and supports three key facets of the digital enterprise: comprehensive digital twin, personalized, adaptable solutions, and an open, modern ecosystem.
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
In keeping with a rapidly broadening portfolio of die-to-die connectivity solutions, Cadence has taped out its IP subsystem for 32GT/s UCIe solution on Samsung's 4nm (SF4X) process technology.
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence announces that it has taped out its IP subsystem for the 32G UCIe advanced package on TSMC’s 3nm (N3P) process technology.
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.
40G UCIe IP Advantages for AI Applications
For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
Frequently asked questions about UCIe IP cores
What is Verification IP for UCIe?
Verification IP for UCIe is a UCIe IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.