Vendor: Truechip Solutions Category: UART

UART/USART Verification IP

The UART /USART Verification IP provides an effective & efficient way to verify the components interfacing with UART/USART interf…

Contact Provider Request Datasheet

Overview

The UART /USART Verification IP provides an effective & efficient way to verify the components interfacing with UART/USART interface of an ASIC/FPGA or SoC. The UART/USART VIP is fully compliant with the Standard National Semiconductor PC16550D specification of UART/USART. This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.

Key features

  • Available in UVM, System UVM, UVM.
  • According to the National Semiconductor PC16550D Compliance.
  • Supports Simplex and Duplex mode.
  • Independently controlled transmit, receive, line status, and data set interrupts
  • A programmable baud generator divides any input clock by 1 to (2^16 – 1) and generates baud clock according to the spec.
  • Both 16x and 13x sample mode supported.
  • Independent receiver clock input.
  • Full duplex operation.
  • MODEM control functions (CTS, RTS, DSR, DTR, RI and DCD).
  • Fully programmable serial-interface.
  • 5-, 6-, 7-, or 8-bit characters.
  • Even, odd, or no-parity bit generation and detection.
  • 1, 1.5 or 2 stop bit generation.
  • UART/USART VIP can act as either UART/USART receiver or UART/USART transmitter in a transfer depending on the configurations set.
  • Baud generation (DC to 1.5M baud).
  • False start bit detection.
  • Complete status reporting capabilities.
  • Line breaks generation and detection.
  • Configurable receiver FIFO depth.
  • Reports various timing errors, which can be used to check any timing violations.
  • Provides full control to the user to enable/disable various types of messages.
  • Supports Dynamic as well as Static Error Injection scenarios.
  • On the fly protocol checking using protocol check functions, static and dynamic assertion.
  • Built in Coverage analysis.
  • Provides a comprehensive user API (callbacks) in Transmitter and Receiver.
  • Graphical analyzer to show transactions for easy debugging.

Block Diagram

UART/USART block diagram

What’s Included?

  • UART/USART TRANSMITTER
  • UART/USART Receiver
  • UART/USART Monitor
  • UART/USART Scoreboard
  • Basic Test Suite
  • Error Test Suite
  • User Test Suite
  • Integration Guide, User Manual, and Release Notes

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
UART/USART
Vendor
Truechip Solutions

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.
Contact Truechip Solutions

Learn more about UART IP core

Capturing a UART Design in MyHDL & Testing It in an FPGA

The universal asynchronous receiver/transmitter (UART) is an old friend to embedded systems engineers. It's probably the first communications protocol that we learn in college. In this article, we will design our very own UART using MyHDL.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

How to design secure SoCs, Part V: Data Protection and Encryption

In today’s connected world, where data is a crucial asset in SoCs, Part V of our series explores how to protect and encrypt data, whether at rest, in transit, or in use building on our earlier blog posts of the series: Essential security features for digital designers, key management, secure boot, and runtime integrity.

Not all overvoltage tolerant GPIOs are the same

Most foundries provide GPIO libraries to their fabless customers. These libraries contain different elements like supply/ground pads, analog I/Os, digital I/Os, corner cells, filler cells, power-on-reset circuits. Frequently the foundry includes cells for different voltage domains. In 40nm CMOS the IC designer can use cells for 1.8V, 2.5V and 3.3V for instance.

Frequently asked questions about UART IP cores

What is UART/USART Verification IP?

UART/USART Verification IP is a UART IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this UART?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP