Vendor: Dolphin Technology Category: UART

Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART)

Dolphin Technology provides Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART) IP which allows the communicatio…

Overview

Dolphin Technology provides Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART) IP which allows the communication of serial character streams between an embedded system and an external device. This communication is done by reading and writing control and data registers. The core implements the RS-232 protocol timing and provides ability to adjust baud rate, parity, stop, and data bits.

Key features

Compliant with the following specifications:

  • AMBA, Advanced Peripheral Bus (APB) Specification Version 2.0
  • AMBA, Advanced High-performance Bus (AHB) Specification Version 2.0
  • AMBA, Advanced eXtensibale Bus (AXI) Specification Version 4.0
  • AMBA, Advanced eXtensibale Lite Bus (AXI-Lite) Specification Version 4.0

DTI UART Controller supports:

  • Mode programmable: UART, USART
  • Support programmable baud rates up to 128Kbps
  • 5, 6, 7 or 8 bit characters
  • Even or Odd or no PARITY bit generation and detection
  • 1, 1.5, 2 STOP bit generation
  • Support FIFO mode operation
  • Capability to detect false START bit
  • Modem mode, programmable auto flow control using CTS and RTS signals
  • Interrupts generation logic with mask control
  • Registers accessible through AMBA APB/AXI bus
  • Capability to detect parity error, over error and frame error
  • USART mode support synchronous mode using XCK signal, data rate up to 4Mbps
  • Master only operation
  • Slave only operation
  • Master and slave operation
  • Clock synchronization
  • Programmable FIFO watermarks

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART)
Vendor
Dolphin Technology

Provider

Dolphin Technology
HQ: USA
Dolphin Technology provides SoC designers with a broad array of silicon-proven IP for Memory, I/O, Standard Cells, DDR PHY, Memory Controllers, PLL/DLL and Memory Test and Repair (BIST). Dolphin offers both standard and custom solutions that are optimized for low power, high performance and high density across a broad range of process technologies. These solutions include: - Memory Compilers (Single & Dual Port SRAM, 1 & 2 Port RF, ROM) - Specialty Memory (ROM, BCAM, TCAM, CAM) - I/O (General purpose, bus-specific, DDR, Flash) - Standard Cell libraries (7-track, 10-track, 12-track, 14-track) - DDR PHY (hardened DDRx & LPDDRx SDRAM PHY) - PLL/DLL (programmable PLL, fully digital DLL) - SERDES - Memory Controllers (DDRx & LPDDRx DRAM) - Memory BIST - And more... Dolphin Technology has been enabling SoC design teams to enhance quality and reduce time to market since 1996.

Learn more about UART IP core

Capturing a UART Design in MyHDL & Testing It in an FPGA

The universal asynchronous receiver/transmitter (UART) is an old friend to embedded systems engineers. It's probably the first communications protocol that we learn in college. In this article, we will design our very own UART using MyHDL.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

How to design secure SoCs, Part V: Data Protection and Encryption

In today’s connected world, where data is a crucial asset in SoCs, Part V of our series explores how to protect and encrypt data, whether at rest, in transit, or in use building on our earlier blog posts of the series: Essential security features for digital designers, key management, secure boot, and runtime integrity.

Not all overvoltage tolerant GPIOs are the same

Most foundries provide GPIO libraries to their fabless customers. These libraries contain different elements like supply/ground pads, analog I/Os, digital I/Os, corner cells, filler cells, power-on-reset circuits. Frequently the foundry includes cells for different voltage domains. In 40nm CMOS the IC designer can use cells for 1.8V, 2.5V and 3.3V for instance.

Frequently asked questions about UART IP cores

What is Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART)?

Universal Synchnonous/Asynchronous Receiver Transmitter (UART/USART) is a UART IP core from Dolphin Technology listed on Semi IP Hub.

How should engineers evaluate this UART?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP