Vendor: Chip Interfaces ApS Category: JESD204

JESD204E Controller IP

Early adopter version of the upcoming revision of the JEDEC standard for Serial Interface for Data Converters The JESD204E Contro…

Contact Provider Request Datasheet

Overview

Early adopter version of the upcoming revision of the JEDEC standard for Serial Interface for Data Converters

The JESD204E Controller IP from Chip Interfaces is an early adopter’s version of the upcoming revision of the JEDEC standard for Serial Interface for Data Converters. The JESD204-E IP core supports the UCIe Optimized Link Layer, a dedicated mode to run JESD over UCIe Modules with Line rates up the 64Gbps per bump, and a JESD204D backwards compatible mode called the Unified Link Layer with line speeds up to 116Gbps with PAM4 and 58Gbps with NRZ and full FEC support. It can also include full backwards compatibility with 32.5 Gbps JESD204C.1 64b 66b link layer and 16 Gbps JESD204B 8b 10b link layer.

The IP core enables quick and reliable deployment of the transmitter (TX), the receiver (RX) link layer and comes optionally with a tightly integrated transport layer, that can dynamically be configured to handle any Multiple-Converter Device Alignment, Multiple Lanes (MCDA-ML) requirements. The IP comes with the widest parameter set available and has gone through extensive testing in a UVM regression environment.

JESD204E from Chip Interfaces is a early adopter solution with integrated transport and link layers, optional backward compatibility with JESD204B/C, and support for flexible multi-lane, multi-converter configurations. It enables high-speed connectivity to UCIe and SerDes interfaces using NRZ and PAM4, while incorporating framing, scrambling, CRC/ECC, synchronization, deskew, and centralized register control to ensure deterministic and reliable data transfer.

Key features

Delivering Performance

  • UCIe Optimized Link Layer (UOPT) supports UCIe 3.0 Physical Layer with data rates up to 64Gbps for Die-to-Die based chiplet applications
  • Unified Link Layer for Serdes Line rates up to 116 Gbps, with support for 1-24 lanes and 1-96 converters
  • Backwards compatible with JESD204D with RS-FEC (544,514), RS-FEC (528,514), RS-FEC (272,258), RS-FEC (144,130) and RS-FEC (136,130)

Block Diagram

JESD204E block diagram

Benefits

Test Environment

  • JESD204 IP is Tested against a VIP model in UVM regression for full functional coverage

Silicon Agnostic

  • Designed in Verilog and targeting both ASICs and FPGAs

Interoperability Tested

JESD204 IP is interoperability tested with

  • All leading PHY providers
  • Key data converter ADC & DAC providers

PHY Integration

  • PHY Integration support with additional hours or off the shelf PHY integration package for quick and efficient  deployment

Active Support

All support is actively provided by engineers directly

What’s Included?

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual, Release Note and Quick Start Guide.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Chip Interfaces Engineers.
  • Test Report , Synopsys SGDC Files and Synopsys Lint, CDC and Waivers available on request

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
JESD204E
Vendor
Chip Interfaces ApS

Provider

Chip Interfaces ApS
HQ: Denmark
Chip Interfaces is your trusted partner for digital high-performance IP cores that meet the demanding requirements of next-generation applications. With a proven track record of delivering cutting-edge IP solutions, Chip Interfaces is a partner you can trust for your next project. We consider ourselves at the forefront of innovation, empowering chip designers to achieve exceptional performance and reliability, through significant investments in next generation technologies. Our wide range of digital IP cores encompasses JESD204, MIPI, Interlaken, CPRI/eCPRI, and RSFECs. Chip Interfaces silicon-agnostic and customizable IPs are interoperability tested with leading PHY providers, verified using the latest UVM regression techniques, and validated in test beds to ensure seamless integration with a wide range of other components and hardware platforms. This commitment to interoperability, verification and validation simplifies the design process and minimizes the risk of integration issues and ensures quality. We provide comprehensive support throughout the entire IP implementation process, and Chip Interfaces offers direct support from the engineers who designed and developed the IP cores. This unparalleled access to IP experts ensures timely and accurate guidance, enabling faster time to market. Our commitment to quality and excellence, coupled with our true wish to make our customers succeed, positions us as a trusted partner for your next project.
Contact Chip Interfaces ApS

Learn more about JESD204 IP core

JESD204 Frame Mapping explained from converter samples to lanes

The JESD204 Transport Layer oversees converter data mapping onto a set of JESD204 Lanes. The nature of these lanes is dependent on the version of the JESD204 standard and a function of the PCS and over the years despite the Serdes technology changing with ever increasing line rates, the function and features of the Transport Layer remained the same

Multiple ways JESD204 performs bitstream alignment

Bitstream alignment is a function of the Receiver (RX), as seen in the figure below it is the first functional block of the receiver right after the clock domain crossing (CDC) and gear boxing which are quite generic Serdes adaptation layer that can be found in almost every design working with a Serdes.

Frequently asked questions about JESD204 IP cores

What is JESD204E Controller IP?

JESD204E Controller IP is a JESD204 IP core from Chip Interfaces ApS listed on Semi IP Hub.

How should engineers evaluate this JESD204?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this JESD204 IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP