Full duplex asynchronous communications
The USART (Universal Synchronous Asynchronous Receiver Transmitter) offers a flexible means of full-duplex data exchange with ext…
Overview
The USART (Universal Synchronous Asynchronous Receiver Transmitter) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. It also offers more accuracy of baud rates using a fractional baud rate generator. The USART supports both synchronous one-way and Half-duplex Single-wire communications, as well as Smartcard protocol and modem operations (CTS/RTS) are also supported. High speed data communication is possible by using the DMA Channel with DMA Controller.
Key features
- Full duplex, asynchronous communications
- Two internal FIFOs for transmit and receive data:
- The width of FIFOs is <9> bit,
- The depth of FIFOs is <16>
- A common programmable transmit and receive baud rate
- intergral baud rate generator systems,
- fractional baud rate generator systems
- Auto baud rate detection
- Programmable data word length (5/6/7/8/9 bits)
- Configurable stop bits (0.5/1/1.5/2 stop bits) in TX and RX
- Parity control:
- Transmits parity bit,
- Checks parity of received data byte
- Single wire half duplex communication
- Synchronous master/slave mode and clock output/input for synchronous communications
- Support DMA access with DMA controller for high speed data communication
- Separate enable bits for Transmitter and Receiver:
- The TX and RX can worked in DMA or CPU mode separately
- Support Hardware flow control for modem
- Programmable data order with MSB-first or LSB-first shifting
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Support RS-485 transceiver
- Smartcard mode:
- Supports the T=0 and T=1 asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard
- 0.5 and 1.5 stop bits for Smartcard operation
- Communication control/error detection flags
- Interrupt sources with flags:
- support RX IDLE time out interrupt,
- support RX_FIFO/TX_FIFO water-mark interrupt
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about UART IP core
Capturing a UART Design in MyHDL & Testing It in an FPGA
Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
How to design secure SoCs, Part V: Data Protection and Encryption
Not all overvoltage tolerant GPIOs are the same
CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
Frequently asked questions about UART IP cores
What is Full duplex asynchronous communications?
Full duplex asynchronous communications is a UART IP core from Nuclei System Technology listed on Semi IP Hub.
How should engineers evaluate this UART?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.